plPL
logo

wholesale electronic components


Main Site > Microcontrollers and Memory Devices > Microcontrollers MICROCHIP (Show: 1-10 of 2582 items)

Microcontrollers MICROCHIP

items on page:
show items:

PICAC164110

Position available on request

AC164110 RJ11 to ICSP adapter


UICEC1302D-C0-SZ

Position available on request

CEC1302D-C0-SZ
Mikrokontroler ARM Cortex M4, I2C x5, SPI x 2, 48MHz

UICEC1702Q-B1-SX

Position available on request

CEC1702Q-B1-SX
Mikrokontroler ARM Cortex M4, SRAM 480kB 1.62~3.6V
CEC1702Q-B1-SX-TR (3K/RL)

M DM303008

Position available on request

DM303008
KEELOQ3 eval. kit
Development Kit (with PICkit 3)

PIC30f101020esoDS

Position available on request

dsPIC30F1010-20E/SO
6kB-FLASH 256B-RAM 21I/O 3÷5.5V 20MIPS 2xtimer 6ADC SPI/I2C/UART -40÷125°C

PIC30f101020espDS

Position available on request

dsPIC30F1010-20E/SP
6kB-FLASH 256B-RAM 21I/O 3÷5.5V 20MIPS 2xtimer 6ADC SPI/I2C/UART -40÷125°C

PIC30f101030ispDS

Position available on request

dsPIC30F1010-30I/SP
6kB-FLASH 256B-RAM 21I/O 3÷5.5V 30MIPS 2xtimer 6ADC SPI/I2C/UART -40÷85°C

PIC30f201020emmgD

Position available on request

dsPIC30F2010-20E/MM
12kB-FLASH 512B-RAM 1kB-EE 20I/O 2.5÷5.5V 20MIPS 6ADC SPI/I2C/UART/QEI -40÷125°C

PIC30f201030isoDS

Position available on request

dsPIC30F2010-30I/SO
12kB-FLASH 512B-RAM 1kB-EE 20I/O 2.5÷5.5V 30MIPS 6ADC SPI/I2C/UART/QEI -40÷85°C

PIC30f201030ispDS

Position available on request

dsPIC30F2010-30I/SP
12kB-FLASH 512B-RAM 1kB-EE 20I/O 2.5÷5.5V 30MIPS 6ADC SPI/I2C/UART/QEI -40÷85°C

We offer  Microcontrollers by MICROCHIP, for exemple: 

PIC18f25k22i/sp - High-Performance RISC CPU: C Compiler optimized architecture, up to 1024 Bytes data EEPROM, up to 16 MIPS operation, priority levels for interrupts, extreme Low-Power management (sleep mode: 20 nA, Watchdog timer: 300 nA).

PIC24fj64ga002isp - modified Harvard architecture, up to 16 MIPS operation @ 32 MHz, C Compiler optimized instruction set architecture with 76 base instructions and flexible addressing modes. Chip offers also two Address Generation Units for separate read and write addressing of data memory.