

Atmel SAM D21E / SAM D21G / SAM D21J

SMART ARM-Based Microcontroller

DATASHEET SUMMARY

Description

The Atmel® | SMART™ SAM D21 is a series of low-power microcontrollers using the 32-bit ARM® Cortex®-M0+ processor, and ranging from 32- to 64-pins with up to 256KB Flash and 32KB of SRAM. The SAM D21 devices operate at a maximum frequency of 48MHz and reach 2.14 Coremark/MHz. They are designed for simple and intuitive migration with identical peripheral modules, hex compatible code, identical linear address map and pin compatible migration paths between all devices in the product series. All devices include intelligent and flexible peripherals, Atmel Event System for inter-peripheral signaling, and support for capacitive touch button, slider and wheel user interfaces.

The Atmel SAM D21 devices provide the following features: In-system programmable Flash, twelve-channel direct memory access (DMA) controller, 12 channel Event System, programmable interrupt controller, up to 52 programmable I/O pins, 32-bit real-time clock and calendar, up to five 16-bit Timer/Counters (TC) and three 24-bit Timer/Counters for Control (TCC), where each TC can be configured to perform frequency and waveform generation, accurate program execution timing or input capture with time and frequency measurement of digital signals. The TCs can operate in 8- or 16-bit mode, selected TCs can be cascaded to form a 32-bit TC, and three timer/counters have extended functions optimized for motor, lighting and other control applications. The series provide one full-speed USB 2.0 embedded host and device interface; up to six Serial Communication Modules (SERCOM) that each can be configured to act as an USART, UART, SPI, I²C up to 3.4MHz, SMBus, PMBus, and LIN slave; two-channel I²S interface; up to twenty-channel 350ksps 12-bit ADC with programmable gain and optional oversampling and decimation supporting up to 16-bit resolution, one 10-bit 350ksps DAC, two analog comparators with window mode, Peripheral Touch Controller supporting up to 256 buttons, sliders, wheels and proximity sensing; programmable Watchdog Timer, brown-out detector and power-on reset and two-pin Serial Wire Debug (SWD) program and debug interface.

All devices have accurate and low-power external and internal oscillators. All oscillators can be used as a source for the system clock. Different clock domains can be independently configured to run at different frequencies, enabling power saving by running each peripheral at its optimal clock frequency, and thus maintaining a high CPU frequency while reducing power consumption.

The SAM D21 devices have two software-selectable sleep modes, idle and standby. In idle mode the CPU is stopped while all other functions can be kept running. In standby all clocks and functions are stopped expect those selected to continue running. The device supports SleepWalking. This feature allows the peripheral to wake up from sleep based on predefined conditions, and thus allows the CPU to wake up only when needed, e.g. when a threshold is crossed or a result is ready. The Event System supports synchronous and asynchronous events, allowing peripherals to receive, react to and send events even in standby mode.

The Flash program memory can be reprogrammed in-system through the SWD interface. The same interface can be used for non-intrusive on-chip debug of application code. A boot loader running in the device can use any communication interface to download and upgrade the application program in the Flash memory.

The Atmel SAM D21 devices are supported with a full suite of program and system development tools, including C compilers, macro assemblers, program debugger/simulators, programmers and evaluation kits.



Features

- Processor
 - ARM Cortex-M0+ CPU running at up to 48MHz
 - Single-cycle hardware multiplier
 - Micro Trace Buffer (MTB)
- Memories
 - 32/64/128/256KB in-system self-programmable Flash
 - 4/8/16/32KB SRAM Memory
- System
 - Power-on reset (POR) and brown-out detection (BOD)
 - Internal and external clock options with 48MHz Digital Frequency Locked Loop (DFLL48M) and 48MHz to 96MHz Fractional Digital Phase Locked Loop (FDPLL96M)
 - External Interrupt Controller (EIC)
 - 16 external interrupts
 - One non-maskable interrupt
 - Two-pin Serial Wire Debug (SWD) programming, test and debugging interface
- Low Power
 - Idle and standby sleep modes
 - SleepWalking peripherals
- Peripherals
 - 12-channel Direct Memory Access Controller (DMAC)
 - 12-channel Event System
 - Up to five 16-bit Timer/Counters (TC), configurable as either:
 - One 16-bit TC with compare/capture channels
 - One 8-bit TC with compare/capture channels
 - One 32-bit TC with compare/capture channels, by using two TCs
 - Three 24-bit Timer/Counters for Control (TCC), with extended functions:
 - Up to four compare channels with optional complementary output
 - Generation of synchronized pulse width modulation (PWM) pattern across port pins
 - Deterministic fault protection, fast decay and configurable dead-time between complementary output
 - Dithering that increase resolution with up to 5 bit and reduce quantization error
 - 32-bit Real Time Counter (RTC) with clock/calendar function
 - Watchdog Timer (WDT)
 - CRC-32 generator
 - One full-speed (12Mbps) Universal Serial Bus (USB) 2.0 interface
 - Embedded host and device function
 - Eight endpoints
 - Up to six Serial Communication Interfaces (SERCOM), each configurable to operate as either:
 - USART with full-duplex and single-wire half-duplex configuration
 - I²C up to 3.4MHz
 - SPI
 - LIN slave
 - One two-channel Inter-IC Sound (I²S) interface
 - One 12-bit, 350ksps Analog-to-Digital Converter (ADC) with up to 20 channels
 - Differential and single-ended input
 - 1/2x to 16x programmable gain stage
 - Automatic offset and gain error compensation
 - Oversampling and decimation in hardware to support 13-, 14-, 15- or 16-bit resolution
 - 10-bit, 350ksps Digital-to-Analog Converter (DAC)
 - Two Analog Comparators (AC) with window compare function
 - Peripheral Touch Controller (PTC)
 - 256-Channel capacitive touch and proximity sensing
- I/O
 - Up to 52 programmable I/O pins
- Drop in compatible with SAM D20
- Packages
 - 64-pin TQFP, QFN
 - 48-pin TQFP, QFN
 - 32-pin TQFP, QFN
- Operating Voltage
 - 1.62V 3.63V



1. Configuration Summary


	SAM D21J	SAM D21G	SAM D21E	
Pins	64	48	32	
General Purpose I/O-pins (GPIOs)	52	38	26	
Flash	256/128/64/32KB	256/128/64/32KB	256/128/64/32KB	
SRAM	32/16/8/4KB	32/16/8/4KB	32/16/8/4KB	
Timer Counter (TC) instances	5	3	3	
Waveform output channels per TC instance	2	2	2	
Timer Counter for Control (TCC) instances	3	3	3	
Waveform output channels per TCC	8/4/2	8/4/2	6/4/2	
DMA channels	12	12	12	
USB interface	1	1	1	
Serial Communication Interface (SERCOM) instances	6	6	4	
Inter-IC Sound (I ² S) interface	1	1	1	
Analog-to-Digital Converter (ADC) channels	20	14	10	
Analog Comparators (AC)	2	2	2	
Digital-to-Analog Converter (DAC) channels	1	1	1	
Real-Time Counter (RTC)	Yes	Yes	Yes	
RTC alarms	1	1		
RTC compare values	1 32-bit value or 1 32-bit value or 1 32-bit value 2 16-bit values 2 16-bit values 2 16-bit value			
External Interrupt lines	16	16	16	
Peripheral Touch Controller (PTC) X and Y lines	16x16	12x10	10x6	
Maximum CPU frequency		48MHz		
Packages	QFN QFN QFN TQFP TQFP			
Oscillators	32.768kHz crystal oscillator (XOSC32K) 0.4-32MHz crystal oscillator (XOSC) 32.768kHz internal oscillator (OSC32K) 32kHz ultra-low-power internal oscillator (OSCULP32K) 8MHz high-accuracy internal oscillator (OSC8M) 48MHz Digital Frequency Locked Loop (DFLL48M) 96MHz Fractional Digital Phased Locked Loop (FDPLL96M)			



	SAM D21J	SAM D21G	SAM D21E
Event System channels	12	12	12
SW Debug Interface	Yes	Yes	Yes
Watchdog Timer (WDT)	Yes	Yes	Yes



2. Ordering Information



2.1 SAM D21E

Ordering Code	FLASH (bytes)	SRAM (bytes)	Package	Carrier Type
ATSAMD21E15A-AU			TQFP32	Tray
ATSAMD21E15A-AUT	32K	4K	TQFP32	Tape & Reel
ATSAMD21E15A-MU	JZK	410	QFN32	Tray
ATSAMD21E15A-MUT			QFN32	Tape & Reel
ATSAMD21E16A-AU			TQFP32	Tray
ATSAMD21E16A-AUT	64K	8K	TQFP32	Tape & Reel
ATSAMD21E16A-MU	04K	ON.	QFN32	Tray
ATSAMD21E16A-MUT			QFN32	Tape & Reel
ATSAMD21E17A-AU			TQFP32	Tray
ATSAMD21E17A-AUT	128K	16K	TQFP32	Tape & Reel
ATSAMD21E17A-MU		ION	QFN32	Tray
ATSAMD21E17A-MUT			QFN32	Tape & Reel



Ordering Code	FLASH (bytes)	SRAM (bytes)	Package	Carrier Type
ATSAMD21E18A-AU			TQFP32	Tray
ATSAMD21E18A-AUT	256K	32K	TQFP32	Tape & Reel
ATSAMD21E18A-MU		32K	QFN32	Tray
ATSAMD21E18A-MUT			QFN32	Tape & Reel

2.2 SAM D21G

Ordering Code	FLASH (bytes)	SRAM (bytes)	Package	Carrier Type
ATSAMD21G15A-AU			TQFP48	Tray
ATSAMD21G15A-AUT	32K	4K	TQFP48	Tape & Reel
ATSAMD21G15A-MU	32K	40	QFN48	Tray
ATSAMD21G15A-MUT			QFN48	Tape & Reel
ATSAMD21G16A-AU			TQFP48	Tray
ATSAMD21G16A-AUT	64K	8K	TQFP48	Tape & Reel
ATSAMD21G16A-MU	041	or.	QFN48	Tray
ATSAMD21G16A-MUT			QFN48	Tape & Reel
ATSAMD21G17A-AU		128K 16K	TQFP48	Tray
ATSAMD21G17A-AUT	128K		TQFP48	Tape & Reel
ATSAMD21G17A-MU	IZON	IOK	QFN48	Tray
ATSAMD21G17A-MUT			QFN48	Tape & Reel
ATSAMD21G18A-AU			TQFP48	Tray
ATSAMD21G18A-AUT	256K	32K	TQFP48	Tape & Reel
ATSAMD21G18A-MU	250K	32K	QFN48	Tray
ATSAMD21G18A-MUT			QFN48	Tape & Reel

2.3 SAM D21J


Ordering Code	FLASH (bytes)	SRAM (bytes)	Package	Carrier Type
ATSAMD21J15A-AU	32K	4K	TQFP64	Tray
ATSAMD21J15A-AUT			TQFP64	Tape & Reel
ATSAMD21J15A-MU		410	QFN64	Tray
ATSAMD21J15A-MUT			QFN64	Tape & Reel



Ordering Code	FLASH (bytes)	SRAM (bytes)	Package	Carrier Type
ATSAMD21J16A-AU			TQFP64	Tray
ATSAMD21J16A-AUT	64K	8K	TQFP64	Tape & Reel
ATSAMD21J16A-MU	04K	OK	QFN64	Tray
ATSAMD21J16A-MUT			QFN64	Tape & Reel
ATSAMD21J17A-AU			TQFP64	Tray
ATSAMD21J17A-AUT	128K	16K	TQFP64	Tape & Reel
ATSAMD21J17A-MU	IZON	120K 10K	QFN64	Tray
ATSAMD21J17A-MUT			QFN64	Tape & Reel
ATSAMD21J18A-AU			TQFP64	Tray
ATSAMD21J18A-AUT	05014	32K	TQFP64	Tape & Reel
ATSAMD21J18A-MU	256K	SZK	QFN64	Tray
ATSAMD21J18A-MUT			QFN64	Tape & Reel



3. Block Diagram




- 1. Some products have different number of SERCOM instances, Timer/Counter instances, PTC signals and ADC signals.
- 2. The three TCC instances have different configurations, including the number of Waveform Output (WO) lines.




4. Pinout

4.1 SAM D21J






4.2 SAM D21G






4.3 SAM D21E





5. Product Mapping

Figure 5-1. Atmel | SMART SAM D21 Product Mapping



This figure represents the full configuration of the Atmel[®] SAM D21 with maximum flash and SRAM capabilities and a full set of peripherals. Refer to the "Configuration Summary" on page 3 for details.



6. Processor And Architecture

6.1 Cortex M0+ Processor

The Atmel | SMART SAM D21 implements the ARM[®] Cortex[™]-M0+ processor, which is based on the ARMv6 Architecture and Thumb[®]-2 ISA. The Cortex M0+ is 100% instruction set compatible with its predecessor, the Cortex-M0 processor, and upward compatible to Cortex-M3 and M4 processors.

For more information refer to www.arm.com.

6.1.1 Cortex M0+ Configuration

Features	Configuration option	Atmel SMART SAM D21 configuration
Interrupts	External interrupts 0-32	32
Data endianness	Little-endian or big-endian	Little-endian
SysTick timer	Present or absent	Present
Number of watchpoint comparators	0, 1, 2	2
Number of breakpoint comparators	0, 1, 2, 3, 4	4
Halting debug support	Present or absent	Present
Multiplier	Fast or small	Fast (single cycle)
Single-cycle I/O port	Present or absent	Present
Wake-up interrupt controller	Supported or not supported	Not supported
Vector Table Offset Register	Present or absent	Present
Unprivileged/Privileged support	Present or absent	Absent ⁽¹⁾
Memory Protection Unit	Not present or 8-region	Not present
Reset all registers	Present or absent	Absent
Instruction fetch width	16-bit only or mostly 32-bit	32-bit

Note: 1. All software run in privileged mode only

The ARM Cortex-M0+ core has two bus interfaces:

- Single 32-bit AMBA®-3 AHB-Lite™ system interface that provides connections to peripherals and all system memory, including flash and RAM
- Single 32-bit I/O port bus interfacing to the PORT with one-cycle loads and stores



7. Packaging Information

7.1 Thermal Considerations

7.1.1 Thermal Resistance Data

Table 7-1 summarizes the thermal resistance data depending on the package.

Table 7-1. Thermal Resistance Data

Package Type	θ_{JA}	θ_{JC}
32-pin TQFP	68 °C/W	25.8 °C/W
48-pin TQFP	78.8 °C/W	12.3 °C/W
64-pin TQFP	66.7 °C/W	11.9 °C/W
32-pin QFN	37.2 °C/W	3.1 °C/W
48-pin QFN	33 °C/W	11.4 °C/W
64-pin QFN	33.5 °C/W	11.2 °C/W

7.1.2 Junction Temperature

The average chip-junction temperature, T_J , in $^{\circ}C$ can be obtained from the following:

1.
$$T_D = T_A + (P_D \times \theta_{JA})$$

2.
$$T_D = T_A + (P_D \times (\theta_{HEATSINK} + \theta_{JC}))$$

where:


- θ_{JA} = package thermal resistance, Junction-to-ambient (°C/W), provided in Table 7-1.
- θ_{JC} = package thermal resistance, Junction-to-case thermal resistance (°C/W), provided in Table 7-1.
- θ_{HEATSINK} = cooling device thermal resistance (°C/W), provided in the device datasheet.
- P_D = device power consumption (W).
- T_A = ambient temperature (°C).


From the first equation, the user can derive the estimated lifetime of the chip and decide if a cooling device is necessary or not. If a cooling device is to be fitted on the chip, the second equation should be used to compute the resulting average chip-junction temperature T_J in °C.



7.2 Package Drawings

7.2.1 64-pin TQFP





COMMON DIMENSIONS IN MM

SYMBOL	Min	Max	NOTES
Α		1, 20	
A1	0. 95	1. 05	
С	0. 09	0, 20	
D	12. 0	O BSC	
D1	10, 00 BSC		
Е	12.00 BSC		
E1	10. 00 BSC		
J	0, 05	0, 15	
L	0, 45	0, 75	
е	0. 50 BSC		
f	0. 17	0. 27	




Table 7-2. Device and Package Maximum Weight

	300	mg	
--	-----	----	--

Table 7-3. Package Characteristics

Moisture Sensitivity Level	MSL3


Table 7-4. Package Reference


JEDEC Drawing Reference	MS-026
JESD97 Classification	E3



7.2.2 64-pin QFN

DRAWINGS NOT SCALED






See Options A, B EXPOSED DIE

BOTTOM VIEW

COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
А	0.80		1.00	
D/E	Ġ	9.00 BS	С	
D2/E2	4.60	4.70	4.80	
J	0.00		0.05	
b	0.15	0.20	0.25	
е	0.50 BSC			
L	0.30	0.40	0.55	
N		64		



Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-220, Variation VMMD-4, for proper dimensions, tolerances, datums, etc.

2. Dimension b applies to metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.

ATTACH PAD

If the terminal has the optical radius on the other end of the terminal, the dimension should not be measured in that radius area.

Table 7-5. Device and Package Maximum Weight

200	mg

Table 7-6. Package Characteristics

Moisture Sensitivity Level	MSL3
----------------------------	------


Table 7-7. Package Reference


JEDEC Drawing Reference	MO-220
JESD97 Classification	E3




7.2.3 48-pin TQFP

DRAWINGS NOT SCALED







DETAIL VIEW

COMMON DIMENSIONS

(Unit of Measure = mm)

`				
SYMBOL	MIN	МОИ	MAX	NOTE
А			1.20	
A1	0.05		0.15	
A2	0.95		1.05	
С	0.09		0.20	
D/E	9.00 BSC			
D1/E1	7	7.00 BS0	3	
L	0.45		0.75	
b	0.17		0.27	
е	0.50 BSC			

Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MS-026, Variation ABC.
2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25mm per side.

Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.

Device and Package Maximum Weight Table 7-8.

	140	mg
--	-----	----

Table 7-9. **Package Characteristics**

Moisture Sensitivity Level	MSL3
----------------------------	------

Table 7-10. Package Reference


JEDEC Drawing Reference	MS-026
JESD97 Classification	E3





^{3.} Lead coplanarity is 0.10mm maximum.

7.2.4 48-pin QFN

DRAWINGS NOT SCALED







COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	0.80	0.85	0.90	
D/E	:	7.00 BS	С	
D2/E2	5.05	5.15	5.25	
b	0.18	0.25	0.30	
e	0.50 BSC			
L	0.30	0.40	0.50	
N	48			





Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-220, Variation VKKD-4, for proper dimensions, tolerances, datums, etc.

2. Dimension b applies to metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.

If the terminal has the optical radius on the other end of the terminal, the dimension should not be measured in that radius area.

Table 7-11. Device and Package Maximum Weight

9	140	mg
---	-----	----

Table 7-12. Package Characteristics

Moisture Sensitivity Level	MSL3
----------------------------	------


Table 7-13. Package Reference

JEDEC Drawing Reference	MO-220
JESD97 Classification	E3




32-pin TQFP 7.2.5

DRAWINGS NOT SCALED









COMMON DIMENSIONS

(Unit of Measure = mm)





Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MS-026, Variation ABA.
2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25mm per side.
Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
3. Lead coplanarity is 0.10mm maximum.

Table 7-14. Device and Package Maximum Weight

100	mg
100	ing

Table 7-15. Package Characteristics

sisture Sensitivity Level	MSL3
---------------------------	------


Table 7-16. Package Reference


JEDEC Drawing Reference	MS-026
JESD97 Classification	E3




7.2.6 32-pin QFN

DRAWINGS NOT SCALED







COMMON DIMENSIONS IN MM

SYMBOL	MIN.	N□M.	MAX.	NOTES
Α	0, 80		1. 00	
J	0, 00		0, 05	
D/E	5. 00 BSC			
D2/E2	3, 50	3. 60	3, 70	
N	32			
e	O. 50 BSC			
L	0. 30	0. 40	0, 50	
b	0. 18	0. 25	0. 30	




Table 7-17. Device and Package Maximum Weight

90	mg

Table 7-18. Package Characteristics

Moisture Sensitivity Level	MSL3
----------------------------	------

Table 7-19. Package Reference

JEDEC Drawing Reference	MO-220
JESD97 Classification	E3



7.3 Soldering Profile

The following table gives the recommended soldering profile from J-STD-20.

Profile Feature	Green Package
Average Ramp-up Rate (217°C to peak)	3°C/s max
Preheat Temperature 175°C +/-25°C	150-200°C
Time Maintained Above 217°C	60-150s
Time within 5°C of Actual Peak Temperature	30s
Peak Temperature Range	260°C
Ramp-down Rate 6°C/s max	
Time 25°C to Peak Temperature	8 minutes max

A maximum of three reflow passes is allowed per component.



Table of Contents

De	escription	1			
Fe	eatures	2			
1.	Configuration Summary				
2.	Ordering Information 2.1 SAM D21E 2.2 SAM D21G 2.3 SAM D21J	5 6			
3.	Block Diagram	8			
4.	Pinout				
5.	Product Mapping	12			
6.	Processor And Architecture				
7. Tal	Packaging Information 7.1 Thermal Considerations 7.2 Package Drawings 7.3 Soldering Profile Table of Contents				

















Atmel Corporation

1600 Technology Drive, San Jose, CA 95110 USA

T: (+1)(408) 441.0311

F: (+1)(408) 436.4200

www.atmel.com

© 2014 Atmel Corporation. / Rev.: Atmel-42181DS-SAM-D21 Summary 09/2014.

Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities®, and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. ARM®, ARM Connected® logo, and others are the registered trademarks or trademarks of ARM Ltd. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.