


80V N-SGT Enhancement Mode MOSFET

General Description

IRF1405PBF-ML use advanced SGTMOSTM technology to provide low RDS(ON), low gate charge, fast switching. This device is specially designed to get better ruggedness and suitable to use in

**Features**

- Low RDS(on) & FOM
- Extremely low switching loss
- Excellent stability and uniformity or Invertors

Applications

- Consumer electronic power supply Motor control
- Synchronous-rectification Isolated DC
- Synchronous-rectification applications

**Absolute Maximum Ratings** at $T_j=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Value	Unit
Drain source voltage	V _{DS}	80	V
Gate source voltage	V _{GS}	± 20	V
Continuous drain current ¹⁾	I _D	130	A
Pulsed drain current ²⁾	I _D , pulse	390	A
Power dissipation ³⁾	P _D	192	W
Single pulsed avalanche energy ⁵⁾	E _{AS}	400	mJ
Operation and storage temperature	T _{stg} , T _j	-55 to 150	°C
Thermal resistance, junction-case	R _{θJC}	0.65	°C/W
Thermal resistance, junction-ambient ⁴⁾	R _{θJA}	62.5	°C/W

80V N-SGT Enhancement Mode MOSFET

Electrical Characteristics at $T_j=25\text{ }^\circ\text{C}$ unless otherwise specified

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Drain-source breakdown voltage	BV_{DSS}	80			V	$\text{V}_{\text{GS}}=0\text{ V}, \text{I}_D=250\text{ }\mu\text{A}$
Gate threshold voltage	$\text{V}_{\text{GS(th)}}$	2.0		4.0	V	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_D=250\text{ }\mu\text{A}$
Drain-source on-state resistance	$\text{R}_{\text{DS(ON)}}$		3.8	4.5	$\text{m}\Omega$	$\text{V}_{\text{GS}}=10\text{ V}, \text{I}_D=20\text{ A}$
Gate-source leakage current	I_{GSS}			100	nA	$\text{V}_{\text{GS}}=20\text{ V}$
				-100		$\text{V}_{\text{GS}}=-20\text{ V}$
Drain-source leakage current	I_{DSS}			1	μA	$\text{V}_{\text{DS}}=80\text{ V}, \text{V}_{\text{GS}}=0\text{ V}$
Input capacitance	C_{iss}		8681		pF	$\text{V}_{\text{GS}}=0\text{ V}, \text{V}_{\text{DS}}=50\text{ V}, f=1\text{ MHz}$
Output capacitance	C_{oss}		6484		pF	
Reverse transfer capacitance	C_{rss}		8.55		pF	
Turn-on delay time	$\text{t}_{\text{d(on)}}$		28.2		ns	$\text{V}_{\text{GS}}=10\text{ V}, \text{V}_{\text{DS}}=50\text{ V}, \text{R}_G=2.2\text{ }\Omega, \text{I}_D=22\text{ A}$
Rise time	t_r		7.5		ns	
Turn-off delay time	$\text{t}_{\text{d(off)}}$		81.9		ns	
Fall time	t_f		20.1		ns	
Total gate charge	Q_g		101.6		nC	$\text{I}_D=22\text{ A}, \text{V}_{\text{DS}}=50\text{ V}, \text{V}_{\text{GS}}=10\text{ V}$
Gate-source charge	Q_{gs}		20.6		nC	
Gate-drain charge	Q_{gd}		28.7		nC	
Gate plateau voltage	$\text{V}_{\text{plateau}}$		4.2		V	
Diode forward current	I_s			130	A	$\text{V}_{\text{GS}} < \text{V}_{\text{th}}$
Pulsed source current	I_{SP}			390		
Diode forward voltage	V_{SD}			1.3	V	
Reverse recovery time	t_{rr}		82.1		ns	
Reverse recovery charge	Q_{rr}		248.4		nC	$\text{I}_s=10\text{ A}, \text{di/dt}=100\text{ A}/\mu\text{s}$
Peak reverse recovery current	I_{rrm}		4.9		A	

Note

- 1) Calculated continuous current based on maximum allowable junction temperature.
- 2) Repetitive rating; pulse width limited by max. junction temperature.
- 3) P_d is based on max. junction temperature, using junction-case thermal resistance.
- 4) The value of $\text{R}_{\theta_{JA}}$ is measured with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with $\text{T}_a=25\text{ }^\circ\text{C}$.
- 5) $\text{V}_{\text{DD}}=50\text{ V}, \text{R}_G=25\text{ }\Omega, \text{L}=0.5\text{ mH}$, starting $\text{T}_j=25\text{ }^\circ\text{C}$.

80V N-SGT Enhancement Mode MOSFET

Electrical Characteristics Diagrams




Figure 1, Typ. output characteristics




Figure 2, Typ. transfer characteristics




Figure 3, Typ. capacitances




Figure 4, Typ. gate charge




Figure 5, Drain-source breakdown voltage




Figure 6, Drain-source on-state resistance

80V N-SGT Enhancement Mode MOSFET





Figure 7, Forward characteristic of body diode

Figure 8, Safe operation area $T_c=25\text{ }^{\circ}\text{C}$

80V N-SGT Enhancement Mode MOSFET

Test circuits and waveforms




Figure 1, Gate charge test circuit & waveform




Figure 2, Switching time test circuit & waveforms




Figure 3, Unclamped inductive switching (UIS) test circuit & waveforms





Figure 4, Diode reverse recovery test circuit & waveforms

80V N-SGT Enhancement Mode MOSFET



Disclaimer

The information presented in this document is for reference only. MOSLEADER reserves the right to make changes without notice for the specification of the products displayed herein to improve reliability, function or design or otherwise.

The product listed herein is designed to be used with ordinary electronic equipment or devices, and not designed to be used with equipment or devices which require high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices). MOSLEADER or anyone on its behalf, assumes no responsibility or liability for any damages resulting from such improper use of sale.