

### Description:

CD4016 is a low-power, wide range operating voltage bidirectional electronic switch integrated circuit designed using advanced CMOS technology. It integrates four independent switching circuits internally, with extremely small switch on resistance and extremely low leakage current, and has high anti-interference and driving capabilities.

### Features:


- Low input current:  $I_{IN} \leq 1\mu A$ , @  $V_{IN}=V_{DD}=15V$ ,  $T_a=25^\circ C$
- Low static power consumption:  $I_{DD}=0.01\mu A$ ,  $Typ@ V_{DD}=15V$ ,  $T_a=25^\circ C$
- Wide working voltage range: 3.0V to 15.0V
- Packaging form: DIP14, SOP14

### Application:

- Electronic switch
- Bidirectional I/O port
- Industrial control applications
- Other application areas

### Packaging form and pin function definition

| PIN NO. | Pin Definition | Pin Description             | PIN NO. | Pin Definition | Pin Description             |
|---------|----------------|-----------------------------|---------|----------------|-----------------------------|
| 1       | 1I/O           | 1st bidirectional I/O port  | 14      | VDD            | Power supply positive       |
| 2       | 10/I           | 1st bidirectional O/I port  | 13      | 1C             | 1st switch control terminal |
| 3       | 20/I           | 2nd bidirectional O/I port  | 12      | 4C             | 4th switch control terminal |
| 4       | 2I/O           | 2nd bidirectional I/O port  | 11      | 4I/O           | 4th bidirectional O/I port  |
| 5       | 2C             | 2nd switch control terminal | 10      | 40/I           | 4th bidirectional O/I port  |
| 6       | 3C             | 3rd switch control terminal | 9       | 30/I           | Third two-way O/I port      |
| 7       | VSS            | Power supply ground         | 8       | 3I/O           | Third two-way O/I port      |




### Absolute Maximum Ratings:

| parameter                                  | symbol                | Limit value       | unit       |
|--|-----------------------|-------------------|------------|
| working voltage                            | $V_{CC}$              | -0.5-18           | V          |
| Input/output voltage                       | $V_{IN}$ 、 $V_{I/O}$  | -0.5+VSS-VDD+0.5V | V          |
| Input/output clamp current                 | $I_{IK}$ 、 $I_{I/OK}$ | $\pm 20$          | mA         |
| Single pin output current                  | $I_{OUT}$             | $\pm 25$          | mA         |
| Single pin connected to VCC or GND current | $I_{CC}$              | $\pm 50$          | mA         |
| Dissipated power                           | $P_D$                 | 500               | mW         |
| working temperature                        | $T_A$                 | 0-70              | $^\circ C$ |
| Storage temperature                        | $T_S$                 | -65-150           | $^\circ C$ |
| Pin welding temperature                    | $T_W$                 | 260, 10s          | $^\circ C$ |

Note: Limit parameters refer to the limit values that cannot be exceeded under any conditions. If the limit value is exceeded, it may cause physical damage such as product degradation; At the same time, it cannot be guaranteed that the chip can function properly when approaching the limit parameters.

### logic diagram



### Truth table

| CONTROL | SWITCH FUNCTION |
|---------|-----------------|
| H       | ON              |
| L       | OFF             |

### Working conditions

| paramater                | symbol               | min | typ | max | unit |
|--------------------------|----------------------|-----|-----|-----|------|
| working voltage          | $V_{DD}$             | 3   |     | 15  | V    |
| Input and output voltage | $V_{IN}$ 、 $V_{I/O}$ | 0   |     | VDD | V    |
| working temperature      | $T_A$                | 0   |     | 60  | °C   |

### electrical properties

DC electrical characteristics: ( $T_a=25^\circ\text{C}$ )


| symbol          | item  | test conditions  | VDD (V) | min  | typ  | max | unit          |
|-----------------|---|--|---------|------|------|-----|---------------|
| $V_{IHC}$       | High level effective input voltage                | $V_{IS} = V_{SS}$ and $V_{DD}$ ,<br>$V_{OS} = V_{DD}$ and $V_{SS}$ or 15V,<br>$ I_{IS} =10\mu\text{A}$ | 5       | 3.5  |      |     | V             |
|                 |   |  | 10      | 7.0  |      |     | V             |
|                 |   |  | 15      | 11.0 |      |     | V             |
| $V_{ILC}$       | Low level effective input voltage                 | $V_{IS} = V_{SS}$ and $V_{DD}$ ,<br>$V_{OS} = V_{DD}$ and $V_{SS}$ or 15V,<br>$ I_{IS} =10\mu\text{A}$ | 5       |      |      | 1.5 | V             |
|                 |   |  | 10      |      |      | 3.0 | V             |
|                 |   |  | 15      |      |      | 4.0 | V             |
| $I_{INC}$       | Input current                                     | $V_C=15\text{V}$ or $0\text{V}$  | 15      |      | 0.01 | 1.0 | $\mu\text{A}$ |
| $R_{ON}$        | Switch conduction resistance                      | $V_C = V_{IHC}$<br>$V_{I/O} = V_{SS}$ or $V_{DD}$<br>$I_{I/O}=100\mu\text{A}$                          | 5       |      | 180  |     | $\Omega$      |
|                 |   |  | 10      |      | 110  |     | $\Omega$      |
|                 |   |  | 15      |      | 90   |     | $\Omega$      |
| $\Delta R_{ON}$ | Any two sets of conduction resistance differences | $V_C = V_{IHC}$<br>$V_{I/O} = V_{SS}$ or $V_{DD}$<br>$I_{I/O}=100\mu\text{A}$                          | 5       |      | 15   |     | $\Omega$      |
|                 |   |  | 10      |      | 10   |     | $\Omega$      |
|                 |   |  | 15      |      | 5    |     | $\Omega$      |
| $I_{OFF}$       | Input/Output Leakage current                      | $V_C=V_{ILC}$ , $V_{IS} = 0$ or $V_{DD}$ ,<br>$V_{OS} = V_{DD}$ or $0\text{V}$                         | 15      |      | 0.01 | 1   | $\mu\text{A}$ |
| $I_{IZ}$        | Switch input leakage current                      | $V_C=V_{IHC}$ , $V_{IS} = 0$ or $V_{DD}$ ,<br>$V_{OS} = \text{OPEN}$                                   | 15      |      | 0.01 | 1   | $\mu\text{A}$ |
| $I_{DD}$        | Static current                                    | $V_{IN}=V_{DD}$ or $V_{SS}$  | 5       |      | 0.01 | 1   | $\mu\text{A}$ |
|                 |   |  | 10      |      | 0.01 | 2   | $\mu\text{A}$ |
|                 |   |  | 15      |      | 0.01 | 5   | $\mu\text{A}$ |

AC electrical characteristics:  $T_a=25^{\circ}\text{C}$  ,  $R_L=1\text{k}$ ,  $C_L=47\text{pF}$ ,  $t_r=t_f \leq 20\text{ns}$ .

| item   | symbol                 | test condition | min | typ | max | unit |
|--|------------------------|----------------|-----|-----|-----|------|
| VIN <sub>I/O</sub> to VO <sub>I</sub> phase Lag time | $\phi_{I/O}$           | VDD=5V         |     | 60  |     | ns   |
|  |                        | VDD=10V        |     | 20  |     | ns   |
|  |                        | VDD=15V        |     | 15  |     | ns   |
| delay time<br>C <sub>IN</sub> to Output=H to L       | $t_{PZH}$<br>$t_{PZL}$ | VDD=5V         |     | 90  |     | ns   |
|  |                        | VDD=10V        |     | 70  |     | ns   |
|  |                        | VDD=15V        |     | 45  |     | ns   |
| delay time<br>C <sub>IN</sub> to Output=L to H       | $t_{PHZ}$<br>$t_{PLZ}$ | VDD=5V         |     | 65  |     | ns   |
|  |                        | VDD=10V        |     | 35  |     | ns   |
|  |                        | VDD=15V        |     | 25  |     | ns   |
| CONTROL to Output Crosstalk ripple                   | $V_{op-p}$             | VDD=5V         |     | 100 |     | ns   |
|  |                        | VDD=10V        |     | 200 |     | ns   |
|  |                        | VDD=15V        |     | 280 |     | ns   |

### test method

#### 1、Test wiring diagram and waveform diagram









Note: 1. Corresponding test items in the table of AC electrical characteristics;

2. The CL capacitor is an external patch capacitor (0805), which is connected near the output pin and grounded near the chip VSS;


3. Input port level,  $f=1\text{MHz}$ ,  $D=50\%$  square wave,  $t_r=t_f \leq 20\text{ns}$ ;

4. Test the output level.




### PACKAGE MECHANICAL DATA

#### DIP14



| Dimensions In Millimeters(DIP14) |      |       |      |      |      |      |      |      |      |          |
|----------------------------------|------|-------|------|------|------|------|------|------|------|----------|
| Symbol:                          | A    | B     | D    | D1   | E    | L    | L1   | a    | C    | d        |
| Min:                             | 6.10 | 18.94 | 8.40 | 7.42 | 3.10 | 0.50 | 3.00 | 1.50 | 0.40 | 2.54 BSC |
| Max:                             | 6.68 | 19.56 | 9.00 | 7.82 | 3.55 | 0.70 | 3.60 | 1.55 | 0.50 |          |

#### SOP14



| Dimensions In Millimeters(SOP14) |      |      |      |      |      |      |    |      |          |
|----------------------------------|------|------|------|------|------|------|----|------|----------|
| Symbol:                          | A    | A1   | B    | C    | C1   | D    | Q  | a    | b        |
| Min:                             | 1.35 | 0.05 | 8.55 | 5.80 | 3.80 | 0.40 | 0° | 0.35 | 1.27 BSC |
| Max:                             | 1.55 | 0.20 | 8.75 | 6.20 | 4.00 | 0.80 | 8° | 0.45 |          |