


## Description :

CD4094 is a series in/parallel out high-speed converter with output latch and tri state control, which has the advantages of simple use, low power consumption, strong driving capability, and flexible control. The pin definition of CD4094 is shown in the figure. Among them, pin (1) is the latch terminal, pin (2) is the serial data input terminal, and pin (3) is the serial clock terminal. (1) When the pin is at a high level, the 8-bit parallel output ports Q1-Q8 vary with the serial input on the rising edge of the clock; (1) When the foot is at a low level, the output is locked. The use of latch terminals enables convenient chip selection and cascaded output control. (15) The pin is the parallel output state control terminal, and when pin (15) is at a low level, the parallel output terminal is in a high impedance state. When using CD4094 as a display output, it can make the display digits blink. (9) Pin QS and (10) pin Q'S are serial data output terminals used for cascading. The QS end starts outputting at the rising edge of the 9th serial clock, and the Q'S end starts outputting at the falling edge of the 9th serial clock. CD4094 provides DIP16 and SOP16 packaging forms.

## Features :

- Wide working power supply+3V~15V
- High anti-interference performance of 0.45 VDD (typ.)
- Low power consumption, TTL compatible, Can drive two 74L or one 74LS channels
- Tri state output
- Full static operation (15V)

## Pin Assignment :



## Application:


- Serial parallel data conversion
- Remote control holds register
- Dual level transfer, hold, and bus application

## Absolute Maximum Ratings :

parameter	Symbol	Max	Unit
working voltage	$V_{CC}$	-0.5-18	V
Input/output voltage	$V_{IN}, V_{I/O}$	-0.5+VSS-VDD+0.5V	V
Input current	$I_I$	$\pm 10$	mA
Dissipated power	$P_D$	500	mW
working temperature	$T_A$	0-70	$^{\circ}C$
Storage temperature	$T_S$	-65-150	$^{\circ}C$
Pin welding temperature	$T_W$	260,10s	$^{\circ}C$


Note: Limit parameters refer to the limit values that cannot be exceeded under any conditions. If the limit value is exceeded, it may cause physical damage such as product degradation; At the same time, it cannot be guaranteed that the chip can function properly when approaching the limit parameters.

## Functional Block Diagram



(TERMINALS 4, 5, 6, 7, 14, 13, 12, 11, RESPECTIVELY)

## Logic diagram (overall)



## Truth table

TRUTH TABLE

CL $\Delta$	OUTPUT ENABLE	STROBE	DATA	PARALLEL OUTPUTS		SERIAL OUTPUTS	
				Q1	QN	QS*	Q'S
	0	X	X	OC	OC	Q7	NC
	0	X	X	OC	OC	NC	Q7
	1	0	X	NC	NC	Q7	NC
	1	1	0	0	QN-1	Q7	NC
	1	1	1	1	QN-1	Q7	NC
	1	1	1	NC	NC	NC	Q7

$\Delta$  = Level Change

Logic 1 = High

X = Don't Care


Logic 0 = Low

NC = No Change


OC = Open Circuit

\* At the positive clock edge information in the 7th shift register stage is transferred to the 8th register stage and the QS output

## Timing diagram



## Multi level control storage application



## DC Electrical Characteristics (Note 2)

symbol	parameter	Test conditions	temperature	+25°C		unit
			Min	Typ	Max	
I <sub>DD</sub>	Quiescent Device Current	V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V			5 10 20	µA
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>O</sub>   < 1.0 µA V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V 10V		0 0 0	0.05 0.05 0.05	V
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>O</sub>   < 1.0 µA V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V V <sub>DD</sub>	4.95 9.95 14.95	5 10 15		V
V <sub>IL</sub>	LOW Level Input Voltage	I <sub>O</sub>   < 1.0 µA V <sub>DD</sub> = 5V, V <sub>O</sub> = 0.5V or 4.5V V <sub>DD</sub> = 10V, V <sub>O</sub> = 1.0V or 9.0V V <sub>DD</sub> = 15V, V <sub>O</sub> = 1.5V or 13.5V			1.5 3.0 4.0	V
V <sub>IH</sub>	HIGH Level Input Voltage	I <sub>O</sub>   < 1.0 µA V <sub>DD</sub> = 5V, V <sub>O</sub> = 0.5V or 4.5V V <sub>DD</sub> = 10V, V <sub>O</sub> = 1.0V or 9.0V V <sub>DD</sub> = 15V, V <sub>O</sub> = 1.5V or 13.5V	3.5 7.0 11.0			V
I <sub>OL</sub>	LOW Level Output Current (Note 3)	V <sub>DD</sub> = 5V, V <sub>O</sub> = 0.4V V <sub>DD</sub> = 10V, V <sub>O</sub> = 0.5V V <sub>DD</sub> = 15V, V <sub>O</sub> = 1.5V	0.44 1.1 3			mA
I <sub>OH</sub>	HIGH Level Output Current (Note 3)	V <sub>DD</sub> = 5V, V <sub>O</sub> = 4.6V V <sub>DD</sub> = 10V, V <sub>O</sub> = 9.5V V <sub>DD</sub> = 15V, V <sub>O</sub> = 13.5V			-0.44 -1.1 -3	mA
I <sub>IN</sub>	Input Current	V <sub>DD</sub> = 15V, V <sub>IN</sub> = 0V V <sub>DD</sub> = 15V, V <sub>IN</sub> = 15V			-0.3 0.3	µA
I <sub>oz</sub>	3-STATE Output Leakage Current	V <sub>DD</sub> = 15V, V <sub>IN</sub> = 0V or 15V			1	µA

Note 3: I<sub>OL</sub> and I<sub>OH</sub> are tested one output at a time.



AC Electrical Characteristics (Note 5)						
TA=25 C, CL =0 pF						
Symbol	Parameter	Conditions	Min	Typ	Max	Units
tPHL, tPLH	Propagation Delay Clock to QS	VDD=5.0V		300	600	ns
		VDD=10V		125	250	
		VDD=15V		95	190	
tPHL, tPLH	Propagation Delay Clock to Q	VDD=5.0V		230	460	ns
		VDD=10V		110	220	
		VDD=15V		75	150	
tPHL, tPLH	Propagation Delay Clock to Parallel Out	VDD=5.0V		420	840	ns
		VDD=10V		195	390	
		VDD=15V		135	270	
tPHL, tPLH	Propagation Delay Strobe to Parallel Out	VDD=5.0V		290	580	ns
		VDD=10V		145	290	
		VDD=15V		100	200	
tPHZ	Propagation Delay HIGH Level to HIGH Impedance	VDD=5.0V		140	280	ns
		VDD=10V		75	150	
		VDD=15V		55	110	
tPLZ	Propagation Delay LOW Level to HIGH Impedance	VDD=5.0V		140	280	ns
		VDD=10V		75	150	
		VDD=15V		55	110	
tPZH	Propagation Delay HIGH Impedance to HIGH Level	VDD=5.0V		140	280	ns
		VDD=10V		75	150	
		VDD=15V		55	110	
tPZL	Propagation Delay HIGH Impedance to LOW Level	VDD=5.0V		140	280	ns
		VDD=10V		75	150	
		VDD=15V		55	110	
tTHL, tTLH	Transition Time	VDD=5.0V		100	200	ns
		VDD=10V		50	100	
		VDD=15V		40	80	
tSU	Set-Up Time Data to Clock	VDD=5.0V	80	40		ns
		VDD=10V	40	20		
		VDD=15V	20	10		
tr, tf	Maximum Clock Rise and Fall Time	VDD=5.0V	1			ns
		VDD=10V	1			
		VDD=15V	1			
tPC	Minimum Clock Pulse Width	VDD=5.0V	200	100		ns
		VDD=10V	100	50		
		VDD=15V	83	40		
tPS	Minimum Strobe Pulse Width	VDD=5.0V	200	100		ns
		VDD=10V	80	40		
		VDD=15V	70	35		

f <sub>max</sub>	Maximum Clock Frequency	VDD=5.0V	1.5	3.0		MHz MHz
		VDD=10V	3.0	6.0		MHz
		VDD=15V	4.0	8.0		
C <sub>IN</sub>	Input Capacitance	Any Input		5.0	7.5	pF

**Note 5:** AC Parameters are guaranteed by DC correlated testing.


## PACKAGE MECHANICAL DATA

### DIP16



Dimensions In Millimeters					
Symbol :	Min :	Max :	Symbol :	Min :	Max :
A	6.100	6.680	L	0.500	0.800
B	18.940	19.560	a	1.524 TYP	
D	8.200	9.200	b	0.889 TYP	
D1	7.42	7.820	c	0.457 TYP	
E	3.100	3.550	d	2.540 TYP	
L	0.500	0.800			

### SOP16



Dimensions In Millimeters					
Symbol :	Min :	Max :	Symbol :	Min :	Max :
A	1.225	1.570	D	0.400	0.950
A1	0.100	0.250	Q	0°	8°
B	9.800	10.00	a	0.420 TYP	
C	5.800	6.250	b	1.270 TYP	
C1	3.800	4.000			