

## Dual Precision Mono stable

### Description:

The CD4538 is a dual, precision mono stable multi vibrator with independent trigger and reset controls. The device is re triggerable and resettable, and the control inputs are internally latched. Two trigger inputs are provided to allow either rising or falling edge triggering. The reset inputs are active low and prevent triggering while active. Precise control of output pulse-width has been achieved using linear CMOS techniques. The pulse duration and accuracy are determined by external components RX and CX. The device does not allow the timing capacitor to discharge through the timing pin on power-down condition. For this reason, no external protection resistor is required in series with the timing pin. Input protection from static discharge is provided on all pins.

### Features:

- Wide supply voltage range: 5.0V to 15V
- High noise immunity: 0.45 V<sub>CC</sub> (typ.)
- Low power TTL compatibility: Fan out of 2 driving 74L or 1 driving 74LS
- New formula: PW<sub>OUT</sub> = RC (PW in seconds, R in Ohms, C in Farads)
- ±1.0% pulse-width variation from part to part (typ.)
- Wide pulse-width range: 1 μS to ∞
- Separate latched reset inputs
- Symmetrical output sink and source capability  
Low standby current: 5 nA (typ.) @ 5 V<sub>DC</sub>
- Pin compatible to CD4528B


### Absolute Maximum Ratings:

Symbol	Parameter		Min	Max	Unit
V <sub>DD</sub>	DC Supply Voltage		-0.5	+18	V <sub>DC</sub>
V <sub>IN</sub>	Input Voltage		-0.5	0.5	V <sub>DC</sub>
T <sub>S</sub>	Storage Temperature Range		-65	+150	°C
P <sub>D</sub>	Power Dissipation	Dual-In-Line	700		mW
		Small Outline	500		mW
T <sub>L</sub>	Lead Temperature	Soldering, 10 seconds	245		°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed, they are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.

Note 2: VSS = 0V unless otherwise specified.

## Block and Connection Diagrams




RX and CX are External Components

V<sub>DD</sub>—Pin 16

V<sub>SS</sub>—Pin 8

## Dual-In-Line Package



## Truth Table

Inputs			Outputs	
Clear	A	B	Q	Q
L	X	X	L	H
X	H	X	L	H
X	X	L	L	H
H	L	↓	↑	↑
H	↑	H	↑	↑

H= High Level

L= Low Level

↑= Transition from Low to High

↓= Transition from High to Low

↑↑= One High Level Pulse

↓↓= One Low Level Pulse

X= Irrelevant

## Recommended Operating Conditions

Symbol	Parameter	Min	Max	Unit
VDD	DC Supply Voltage	5	15	V <sub>DC</sub>
V <sub>IN</sub>	Input Voltage	0	-	V <sub>DC</sub>
T <sub>A</sub>	Operating Temperature Range	-40	+85	°C

## DC Electrical Characteristics

Symbol	Parameter	Conditions	-40°C		+25°C			+85°C		Units
			Min	Max	Min	Typ	Max	Min	Max	
IDD	Quiescent Device Current	VDD=5V VDD=10V VDD=15V VIH=VDD VIL=VSS All Outputs Open		20 40 80		0.005 0.010 0.015	20 40 80		150 300 600	µA
VOL	Low Level Output Voltage	VDD=5V VDD=10V VDD=15V I <sub>OL</sub> <1 µA VIH=VDD, VIL=Vss		0.05 0.05 0.05		0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	V
VOH	High Level Output Voltage	VDD=5V VDD=10V VDD=15V I <sub>OL</sub> <1 µA VIH=VDD, VIL=Vss	4.95 9.95 14.95		4.95 9.95 14.95	5 10 15		4.95 9.95 14.95		V
VIL	Low Level Input Voltage	I <sub>OL</sub> <1 µA VDD=5V, VO=0.5V of 4.5V VDD=10V, VO=1.0V of 9.0V VDD=15V, VO=1.5V of 13.5V		1.5 3.0 4.0		2.25 4.50 6.75	1.5 3.0 4.0		1.5 3.0 4.0	V
VIH	High Level Input Voltage	I <sub>OL</sub> <1 µA VDD=5V, VO=0.5V of 4.5V VDD=10V, VO=1.0V of 9.0V VDD=15V, VO=1.5V of 13.5V	3.5 7.0 11.0		3.5 7.0 11.0	2.75 5.50 8.25		3.5 7.0 11.0		V
IOL	Low Level Output Current (Note 3)	VDD=5V, VO=0.4V VDD=10V, VO=0.5V VDD=15V, VO=1.5V VIH=VDD VIL=VSS	0.52 1.3 3.6		0.44 1.1 3.0	0. 882. 25		0.36 0.9 2.4		mA
IOH	High Level Output Current (Note 3)	VDD=5V, VO=4.6 VDD=10V, VO=9.5V VDD=15V, VO=13.5V VIL=VSS	-0.52 -1.3 -3.6		-0.44 -1.1 -3.0	-8.88 -2.25 -8.8		-0.36 -0.9 -2.4		mA
IIN	Input Current, Pin 2 or 14	VDD=15V, VIN=0V or 15V		±0.02		±10 <sup>-5</sup>	±0.05		±0.5	µA
IIN	Input Current Other Inputs	VDD=15V, VIN=0V or 15V		±0.3		±10 <sup>-5</sup>	±0.3		±1.0	µA

Note 3: IOH and IOL are tested one output at a time.

## AC Electrical Characteristics

\* TA = 25°C, CL = 50 pF, and tr= tf= 20 ns unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ	Max	Units	
tTLH, tTHL	Output Transition Time	V <sub>DD</sub> =5V V <sub>DD</sub> =10V V <sub>DD</sub> =15V		100 50 40	200 100 80	ns	
tPLH, tPHL	Propagation Delay Time	Trigger Operation— A or B to Q or Q V <sub>DD</sub> =5V V <sub>DD</sub> =10V V <sub>DD</sub> =15V Reset Operation— C <sub>D</sub> to Q or Q V <sub>DD</sub> =5V V <sub>DD</sub> =10V V <sub>DD</sub> =15V		300 150 100 250 125 95	600 300 220 500 250 190	ns	
tWL, tWH	Minimum Input Pulse Width A, B, or C <sub>D</sub>	V <sub>DD</sub> =5V V <sub>DD</sub> =10V V <sub>DD</sub> =15V		35 30 25	70 60 50	ns	
tRR	Minimum Retrigger Time	V <sub>DD</sub> =5V V <sub>DD</sub> =10V V <sub>DD</sub> =15V		0	0 0 0	ns	
C <sub>IN</sub>	Input Capacitance	Pin 2 or 14 Other Inputs		10 5	7.5	pF	
PWOUT	Output Pulse Width (Q or Q) <b>(Note:</b> For Typical Distribution, see Figure 9 )	RX=100 kΩ	V <sub>DD</sub> =5V V <sub>DD</sub> =10V V <sub>DD</sub> =15V	208 211 216	226 230 235	244 248 254	
		RX=100 kΩ CX=0.1 μF	V <sub>DD</sub> =5V V <sub>DD</sub> =10V V <sub>DD</sub> =15V	8.83 9.02 9.20	9.60 9.80 10.00	10.37 10.59 10.80	
		RX=100 kΩ CX=10.0 μF	V <sub>DD</sub> =5V V <sub>DD</sub> =10V V <sub>DD</sub> =15V	0.87 0.89 0.91	0.95 0.97 0.99	1.03 1.05 1.07	
Pulse Width Match between Circuits in the Same Package CX=0.1 μF, RX=100 kΩ		RX=100 kΩ CX=0.1 μF	V <sub>DD</sub> =5V V <sub>DD</sub> =10V V <sub>DD</sub> =15V		±1 ±1 ±1	%	
Operating Conditions							
RX CX	External Timing Resistance External Timing Capacitance			5.0 0	** No Limit	kΩ pF	

Note 4:AC parameters are guaranteed by DC correlated testing.

Note 5:The maximum usable resistance Rx is a function of the leakage of the Capacitor CX, leakage of the CD4538, and leakage due to board layout, surface resistance, etc.

## Logic Diagram




FIGURE 1

## Theory of Operation




FIGURE 2

## Trigger Operation

The block diagram of the CD4538is shown in Figure 1 , with circuit operation following.

As shown in Figures 1 and 2 , before an input trigger occurs, the monostable is in the quiescent state with the Q output low, and the timing capacitor C<sub>x</sub> completely charged to V<sub>DD</sub>. When the trigger input A goes from V<sub>SS</sub> to V<sub>DD</sub> (while inputs B and C<sub>D</sub> are held to V<sub>DD</sub>) a valid trigger is recognized, which turns on comparator C1 and N-Channel transistor N1. At the same time the output latch is set. With transistor N1 on, the capacitor C<sub>x</sub> rapidly discharges toward V<sub>SS</sub> until V<sub>REF1</sub> is reached. At this point the output of comparator C1 changes state and transistor N1 turns off. Comparator C1 then turns off while at the same time comparator C2 turns on. With transistor N1 off, the capacitor C<sub>x</sub> begins to charge through the timing resistor, R<sub>X</sub>, toward V<sub>DD</sub>. When the voltage across C<sub>x</sub> equals V<sub>REF2</sub>, comparator C2 changes state causing the output latch to reset (Q goes low) while at the same time disabling comparator C2. This ends the timing cycle with the monostable in the quiescent state, waiting for the next trigger.

A valid trigger is also recognized when trigger input B goes from V<sub>DD</sub> to V<sub>SS</sub> (while input A is at V<sub>SS</sub> and input CD is at V<sub>DD</sub>).

It should be noted that in the quiescent state C<sub>x</sub> is fully charged to V<sub>DD</sub>, causing the current through resistor R<sub>X</sub> to be zero. Both comparators are “off” with the total device current due only to reverse junction leakages. An added feature of the CD4538is that the output latch is set via the input trigger without regard to the capacitor voltage. Thus, propagation delay from trigger to Q is independent of the value of C<sub>x</sub>, R<sub>X</sub>, or the duty cycle of the input waveform.

## Retrigger Operation

The CD4538is retriggered if a valid trigger occurs followed by another valid trigger before the Q output has returned to the quiescent (zero) state. Any retrigger, after the timing node voltage at pin 2 or 14 has begun to rise from V<sub>REF1</sub>, but has not yet reached V<sub>REF2</sub>, will cause an increase in output pulse width T. When a valid retrigger is initiated, the voltage at T2 will again drop to V<sub>REF1</sub> before progressing along the RC charging curve toward V<sub>DD</sub>. The Q output will remain high until time T, after the last valid retrigger.

## Reset Operation

The CD4538may be reset during the generation of the output pulse. In the reset mode of operation, an input pulse on C<sub>D</sub> sets the reset latch and causes the capacitor to be fast charged to V<sub>DD</sub> by turning on transistor Q1 . When the voltage on the capacitor reaches V<sub>REF2</sub>, the reset latch will clear and then be ready to accept another pulse. If the CD input is held low, any trigger inputs that occur will be inhibited and the Q and  $\bar{Q}$  outputs of the output latch will not change. Since the Q output is reset when an input low level is detected on the CD input, the output pulse T can be made significantly shorter than the minimum pulse width specification

---

## Typical Applications







FIGURE 3. Retriggerable Monostables Circuitry

FIGURE 4. Non-Retriggerable Monostables Circuitry




FIGURE 5. Connection of Unused Sections

## Typical Applications





FIGURE 6. Switching Test Waveforms



### Input Connections

Characteristics	CD	A	B
t <sub>PLH</sub> , t <sub>PHL</sub> , t <sub>TLH</sub> , t <sub>THL</sub> PWOUT, t <sub>WH</sub> , t <sub>WL</sub>	V <sub>DD</sub>	PG1	V <sub>DD</sub>
t <sub>PLH</sub> , t <sub>PHL</sub> , t <sub>TLH</sub> , t <sub>THL</sub> PWOUT, t <sub>WH</sub> , t <sub>WL</sub>	V <sub>DD</sub>	V <sub>SS</sub>	PG2
t <sub>PLH(R)</sub> , t <sub>PHL(R)</sub> , t <sub>WH</sub> , t <sub>WL</sub>	PG3	PG1	PG2

\*Includes capacitance of probes, wiring, and fixture parasitic

Note: Switching test waveforms for PG1, PG2, PG3 are shown in Figure 6.




FIGURE 7. Switching Test Circuit




FIGURE 8. Power Dissipation Test Circuit and Waveforms

## Typical Applications




FIGURE 9. Typical Normalized Distribution of Units for Output Pulse Width




FIGURE 12. Typical Pulse Width Error Versus Temperature




FIGURE 10. Typical Pulse Width Variation as a Function of Supply Voltage V<sub>DD</sub>




FIGURE 13. Typical Pulse Width Error Versus Temperature




FIGURE 11. Typical Total Supply Current Versus Output Duty Cycle, R<sub>X</sub> = 100 kΩ, C<sub>L</sub> = 50 pF, C<sub>X</sub> = 100 pF, One Monostable Switching Only






FIGURE 14. Typical Pulse Width Versus Timing RC Product


## PACKAGE MECHANICAL DATA

DIP16



Dimensions In Millimeters					
Symbol :	Min :	Max :	Symbol :	Min :	Max :
<b>A</b>	6.100	6.680	<b>L</b>	0.500	0.800
<b>B</b>	18.940	19.560	<b>a</b>	1.524 TYP	
<b>D</b>	8.200	9.200	<b>b</b>	0.889 TYP	
<b>D1</b>	7.42	7.820	<b>c</b>	0.457 TYP	
<b>E</b>	3.100	3.550	<b>d</b>	2.540 TYP	
<b>L</b>	0.500	0.800			

SOP16



Dimensions In Millimeters					
Symbol :	Min :	Max :	Symbol :	Min :	Max :
<b>A</b>	1.225	1.570	<b>D</b>	0.400	0.950
<b>A1</b>	0.100	0.250	<b>Q</b>	0°	8°
<b>B</b>	9.800	10.00	<b>a</b>	0.420 TYP	
<b>C</b>	5.800	6.250	<b>b</b>	1.270 TYP	
<b>C1</b>	3.800	4.000			