



16-Channel Constant Current LED Sink Driver

Features

- 16 constant-current output channels
- Constant output current invariant to load voltage change:
 Constant output current range:
 - 3-45mA@V_{DD}=5V;
 - 3-30mA@V_{DD}=3.3V
- Excellent output current accuracy


between channels: $\pm 1.5\%$ (typ.) and $\pm 2.5\%$ (max.)

between ICs: $\pm 1.5\%$ (typ.) and $\pm 3\%$ (max.)

- Output current adjusted through an external resistor
- Fast response of output current, \overline{OE} (min.): 70ns with good uniformity between output channels
- 25MHz clock frequency
- Schmitt trigger input
- 3.3V/ 5V supply voltage
- Package MSL Level: 3
- RoHS compliant package



Shrink SOP




GP: SSOP24L-150-0.64

Product Description

With PrecisionDrive™ technology, JXI5020 is designed for LED displays which require to operate at low current and to match the luminous intensity of each channel. It provides supply voltage and accepts CMOS logic input at 3.3V and 5.0V to meet the trend of low power consumption. JXI5020 contains a serial buffer and data latches which convert serial input data into parallel output format. At JXI5020 output stage, sixteen regulated current ports are designed to provide uniform and constant current sinks for driving LEDs within a large range of V _F variations.

JXI5020 provides users with great flexibility and device performance while using JXI5020 in their system design for LED display applications, e.g. LED panels. It accepts an input voltage range from 3V to 5.5V and maintains a constant current up from 3mA to 45mA determined by an external resistor, R _{ext}, which gives users flexibility in controlling the light intensity of LEDs. JXI5020 guarantees to endure maximum 17V at the output port. The high clock frequency, 25 MHz, also satisfies the system requirements of high volume data transmission.


Block Diagram



Terminal Description

| Pin Name | Function |
|--------------|--|
| GND | Ground terminal for control logic and current sink |
| SDI | Serial-data input to the shift register |
| CLK | Clock input terminal for data shift on rising edge |
| LE | Data strobe input terminal Serial data is transferred to the output latch when LE is high. The data is latched when LE goes low. |
| OUT0 ~ OUT15 | Constant current output terminals |
| ŌĒ | Output enable terminal When OE (active) low OUT0 ~ OUT15 are enabled. When OE high OUT0 ~ OUT15 are turned OFF (blanked). |
| SDO | Serial-data output to the following SDI of next driver IC |
| R-EXT | Input terminal used to connect an external resistor for setting up output current for all output channels |
| VDD | 3.3V/5V supply voltage terminal |


Pin Configuration




JXI5020GF/GP

Equivalent Circuits of Inputs and Outputs


OE terminal




LE terminal




CLK, SDI terminal



SDO terminal



Timing Diagram



Truth Table

| CLK | LE | ŌĒ | SDI | OUT0 OUT7 OUT15 | SDO |
|----------|----|----|------------------|---|-------------------|
| | Н | L | D _n | $\overline{D_n} \dots \overline{D_{n-7}} \dots \overline{D_{n-15}}$ | D _{n-15} |
| | L | L | D _{n+1} | No Change | D _{n-14} |
| | Н | L | D _{n+2} | $\overline{D_{n+2}}\overline{D_{n-5}}\overline{D_{n-13}}$ | D _{n-13} |
| — | X | L | D _{n+3} | $\overline{D_{n+2}} \dots \overline{D_{n-5}} \dots \overline{D_{n-13}}$ | D _{n-13} |
| | Х | Н | D _{n+3} | Off | D _{n-13} |

Maximum Ratings

| Characte | eristic | Symbol | Rating | Unit |
|---------------------------|---|------------------|---------------------------|-------|
| Supply Voltage | | V_{DD} | 0~7.0 | V |
| Input Voltage | | V _{IN} | -0.4~V _{DD} +0.4 | V |
| Output Current | | I _{OUT} | +45 | mA |
| Sustaining Voltage at OUT | Port | V _{DS} | -0.5~+17.0 | V |
| GND Terminal Current | | I _{GND} | 720 | mA |
| Power Dissipation | GF-type | D | 1.69 | W |
| (On PCB, Ta= 25°C)* | GP-type | P _D | 1.37 | VV |
| Thermal Resistance | GF-type | D | 74 | °C/W |
| (On PCB, Ta= 25°C)* | GP-type | $R_{th(j-a)}$ | 91 | C/ VV |
| Operating Junction Temper | ature | $T_{j,max}$ | 150** | °C |
| Operating Ambient Temper | ature | T _{opr} | -40~+85 | °C |
| Storage Temperature | | T _{stg} | -55~+150 | °C |
| FOD Dating | HBM (MIL-STD-883H Method 3015.8, Human Body Mode) | НВМ | Class 2 (3.5KV) | - |
| ESD Rating | MM (ANSI/ ESD S5.2-2009, Machine Mode) | ММ | Class M4 (400V) | - |

^{*} The PCB size is 76.2mm*114.3mm in simulation. Please refer to JEDEC JESD51.

Note: The performance of thermal dissipation is strongly related to the size of thermal pad, thickness and layer numbers of the PCB. The empirical thermal resistance may be different from simulative value. Users should plan for expected thermal dissipation performance by selecting package and arranging layout of the PCB to maximize the capability.

^{**} Operation at the maximum rating for extended periods may reduce the device reliability; therefore, the suggested junction temperature of the device is under 125°C.


Electrical Characteristics (V_{DD}= 5.0V)

| Characte | ristics | Symbol | С | ondition | Min. | Тур. | Max. | Unit |
|--|------------|-------------------------|--|--------------------------|-----------------------|------|---------------------|------|
| Supply Voltag | е | V_{DD} | - | | 4.5 | 5.0 | 5.5 | V |
| Output Voltag | е | V_{DS} | OUT0 ~ OUT | 15 | - | - | 17 | V |
| | | I _{OUT} | Refer to "Test Circ Electrical Characte | uit for eristics" | 3.0 | - | 45 | mA |
| Output Currer | nt | I _{OH} | SDO | | - | - | -1.0 | mA |
| | | Ь | SDO | | - | - | 1.0 | mA |
| Input Voltage | "H" level | V _{IH} | Ta=-40~85°C | | 0.7 x V _{DD} | - | V_{DD} | V |
| input voitage | "L" level | V _{IL} | Ta=-40~85°C | | GND | 1 | $0.3 \times V_{DD}$ | V |
| Output Leaka | ge Current | Ьн | V _{DS} =17.0V | | - | - | 0.5 | μΑΑ |
| Output | SDO | V _{OL} | I _{OL} =+1.0mA | I _{OL} =+1.0mA | | - | 0.4 | V |
| Voltage | 200 | V _{OH} | I _{OH} =-1.0mA | | 4.6 | - | - | V |
| Output Currer | nt 1 | buт1 | V _{DS} =1.0V R _{ext} =6000 Ω | | - | 3.1 | - | mA |
| Current Skew | | dl _{OUT1} | I_{OL} =3.1mA V_{DS} =1.0V | R _{ext} =6000 Ω | - | ±1.5 | ±2.5 | % |
| Output Currer | nt 2 | I _{OUT2} | V _{DS} =1.0V | R _{ext} =720 Ω | - | 25.8 | - | mA |
| Current Skew | | dl _{OUT2} | I _{OL} =25.8mA V _{DS} =1.0V | R _{ext} =720 Ω | - | ±1.5 | ±3.0 | % |
| Output Current vs Output Voltage Re | | %/dV _{DS} | V _{DS} within 1.0 | V and 3.0V | - | ±0.1 | ±0.3 | %/V |
| Output Current vs Supply Voltage Re | egulation | %/dV _{DD} | V _{DD} within 4.5V and 5.5V | | - | ı | ±1.0 | %/V |
| Pull-up Resist | | R _{IN} (up) | ŌĒ | | 125 | 350 | 490 | ΚΩ |
| Pull-down Res | sistor | R _{IN} (down) | LE | | 125 | 350 | 490 | ΚΩ |
| | "OFF" | I _{DD} (off) 1 | R _{ext} =Open, C | OUT0~OUT15=Off | - | 3.0 | 3.8 | |
| Supply Current | UFF | I _{DD} (off) 2 | R_{ext} =720 Ω , $\overline{\Omega}$ | OUT0~OUT15=Off | - | 8.0 | 9.0 | mA |
| Janon | "ON" | I _{DD} (on) 1 | R_{ext} =720 Ω , $\overline{\Omega}$ | OUT0~OUT15=On | - | 8.0 | 9.0 | |

Electrical Characteristics (V_{DD} = 3.3V)

| Characte | ristics | Symbol | Cond | dition | Min. | Тур. | Max. | Unit |
|--|-----------|-------------------------|---|-------------------------|-----------------------|------|---------------------|------|
| Supply Voltage | Э | V_{DD} | - | | 3.0 | 3.3 | 3.6 | V |
| Output Voltage |) | V_{DS} | OUT0 ~ OUT15 | | - | - | 17 | V |
| | | I _{OUT} | Refer to "Test Circuit for Electrical Characteristi | or cs" | 3.0 | - | 30 | mA |
| Output Curren | t | I _{OH} | SDO | | - | - | -1.0 | mA |
| · | | I _{OL} | SDO | | - | ı | 1.0 | mA |
| Input Voltage | "H" level | V _{IH} | Ta=-40~85°C | | 0.7 x V _{DD} | ı | V_{DD} | V |
| input voitage | "L" level | V _{IL} | Ta=-40~85°C | | GND | - | $0.3 \times V_{DD}$ | V |
| Output Leakag | e Current | I _{OH} | V _{DS} =17.0V | | - | - | 0.5 | μΑΑ |
| Output | SDO | V _{OL} | I _{OL} =+1.0mA | | - | - | 0.4 | V |
| Voltage | SDO | V _{OH} | I _{OH} =-1.0mA | | 2.9 | - | - | V |
| Output Curren | t 1 | I _{OUT1} | V _{DS} =1.0V | R _{ext} =6000Ω | - | 3.1 | - | mA |
| Current Skew | | dl _{OUT1} | I _{OL} =3.1mA V _{DS} =1.0V | R _{ext} =6000Ω | - | ±1.5 | ±2.5 | % |
| Output Curren | t 2 | I _{OUT2} | V _{DS} =1.0V | R _{ext} =720Ω | - | 25.8 | - | mA |
| Current Skew | | dl _{OUT2} | I _{OL} =25.8mA V _{DS} =1.0V | R _{ext} =720Ω | - | ±1.5 | ±3.0 | % |
| Output Current vs Output Voltage Re | | %/dV _{DS} | V _{DS} within 1.0V a | and 3.0V | - | ±0.1 | ±0.3 | %/V |
| Output Current vs Supply Voltage Re | | %/dV _{DD} | V _{DD} within 3.0V a | and 3.6V | - | - | ±1.0 | %/V |
| Pull-up Resiste | - | R _{IN} (up) | ŌĒ | | 125 | 350 | 490 | ΚΩ |
| Pull-down Res | istor | R _{IN} (down) | LE | | 125 | 350 | 490 | ΚΩ |
| | "OFF" | I _{DD} (off) 1 | R _{ext} = Open , OUT | O~_OUT15=Off | - | 2.5 | 3.3 | |
| Supply Current | "OFF" | I _{DD} (off) 2 | R _{ext} =720Ω, OUT | | - | 7.5 | 8.5 | mA |
| | "ON" | I _{DD} (on) 1 | R _{ext} =720Ω, OUT | 0~ OUT15 =On | - | 7.5 | 8.5 | |

Test Circuit for Electrical Characteristics



Switching Characteristics (V_{DD}= 5.0V)

| Charact | teristics | Symbol | Condition | Min. | Тур. | Max. | Unit |
|---|----------------|---------------------|--|------|------|------|------|
| | CLK-OUT2n * | 4 | | - | 37 | 52 | ns |
| | CLK-OUT2n + 1* | t _{pLH1} | | - | 35 | 50 | ns |
| | LE- OUT2n | t _{pLH2} | | - | 37 | 52 | ns |
| Propagation Delay Time ("L" to "H") | LE- OUT2n + 1 | | | - | 35 | 50 | ns |
| | OE - OUT2n | 4 | | - | 37 | 52 | ns |
| | OE - OUT2n + 1 | t _{pLH3} | | - | 35 | 50 | ns |
| | CLK-SDO | t _{pLH} | | - | 25 | 35 | ns |
| | CLK-OUT2n | 4 | | - | 42 | 52 | ns |
| | CLK-OUT2n + 1 | t _{pHL1} | | - | 40 | 50 | ns |
| | LE- OUT2n | 1 | | - | 42 | 52 | ns |
| Propagation Delay Time ("H" to "L") | LE-OUT2n + 1 | t _{pHL2} | | - | 40 | 50 | ns |
| (,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | OE - OUT2n | t _{pHL3} | V_{DD} =5.0V V_{DS} =1.0V | - | 42 | 52 | ns |
| | OE - OUT2n + 1 | | $V_{IH}=V_{DD}$ $V_{IL}=GND$ $R_{ext}=930\Omega$ | - | 40 | 50 | ns |
| | CLK-SDO | t _{pHL} | | - | 25 | 35 | ns |
| | CLK | t _{w(CLK)} | $V_L=4.0V$ | 20 | - | - | ns |
| Pulse Width | LE | $t_{w(L)}$ | $R_L=150\Omega$ $C_L=10pF$ | 20 | - | - | ns |
| | OE ** | t _{w(OE)} | | 70 | 100 | - | ns |
| Hold Time for LE | · | t _{h(L)} | | 30 | - | _ | ns |
| Setup Time for LE | | t _{su(L)} | | 5 | - | _ | ns |
| Hold Time for SDI | | t _{h(D)} | | 5 | - | _ | ns |
| Setup Time for SDI | | t _{su(D)} | | 3 | - | _ | ns |
| Maximum CLK Rise Time | | t _r | | - | - | 500 | ns |
| Maximum CLK Fall Time | | t _f | | - | - | 500 | ns |
| SDO Rise Time | | t _{r,SDO} | | - | 10 | _ | ns |
| SDO Fall Time | | $T_{f,SDO}$ | | - | 10 | _ | ns |
| Output Rise Time of 0 | Output Ports | t _{or} | | - | 40 | 50 | ns |
| Output Fall Time of O | utput Ports | t _{of} | | - | 55 | 60 | ns |

^{*}The staggered delay between odd channels, $\overline{OUT2n+1}$ (e.g. OUT1, OUT3, OUT5, etc.) and even channels $\overline{OUT2n}$ (e.g. OUT2, OUT4, OUT6, etc.) is 2ns. JXI5020 has a built-in staggered circuit to perform delay mechanism, by which the even and odd output ports will be turned on at a different time so that the instant current from the power line will be lowered.


^{**} With uniform output current.

| Charact | teristics | Symbol | Condition | Min. | Тур. | Max. | Unit |
|---|-----------------|---------------------|---|------|------|------|------|
| | CLK- OUT2n * | 4 | | - | 52 | 72 | ns |
| | CLK- OUT2n + 1* | t _{pLH1} | | - | 50 | 70 | ns |
| December Delev | LE- OUT2n | 4 | | - | 52 | 72 | ns |
| Propagation Delay Time ("L" to "H") | LE-OUT2n + 1 | t _{pLH2} | | - | 50 | 70 | ns |
| | OE - OUT2n | 4 | | - | 52 | 72 | ns |
| | OE - OUT2n + 1 | - t _{pLH3} | | - | 50 | 70 | ns |
| | CLK-SDO | t _{pLH} | | - | 35 | 45 | ns |
| | CLK- OUT2n | 4 | | - | 52 | 62 | ns |
| | CLK- OUT2n + 1 | t _{pHL1} | | - | 50 | 60 | ns |
| | LE- OUT2n | | | - | 52 | 62 | ns |
| Propagation Delay Time ("H" to "L") | LE- OUT2n + 1 | t _{pHL2} | | - | 50 | 60 | ns |
| (,, , , , , , , , , , , , , , , , , , , | OE - OUT2n | t _{pHL3} | $\begin{array}{c} V_{DD}{=}3.3V \\ V_{DS}{=}1.0V \\ V_{IH}{=}V_{DD} \\ V_{IL}{=}GND \\ R_{ext}{=}930\Omega \end{array}$ | - | 52 | 62 | ns |
| | OE - OUT2n + 1 | | | - | 50 | 60 | ns |
| | CLK-SDO | t _{pHL} | | - | 35 | 45 | ns |
| | CLK | t _{w(CLK)} | $V_L=4.0V$ | 20 | - | - | ns |
| Pulse Width | LE | t _{w(L)} | R_L =150Ω C_L =10 pF | 20 | - | - | ns |
| | OE ** | t _{w(OE)} | | 100 | 130 | - | ns |
| Hold Time for LE | | t _{h(L)} | | 30 | - | - | ns |
| Setup Time for LE | | t _{su(L)} | | 5 | - | - | ns |
| Hold Time for SDI | | t _{h(D)} | | 5 | - | _ | ns |
| Setup Time for SDI | | t _{su(D)} | | 3 | - | - | ns |
| Maximum CLK Rise Time | | t _r | | - | - | 500 | ns |
| Maximum CLK Fall Time | | t _f | | - | - | 500 | ns |
| SDO Rise Time | | $t_{r,SDO}$ | | - | 10 | - | ns |
| SDO Fall Time | | $T_{f,SDO}$ | | - | 10 | - | ns |
| Output Rise Time of 0 | Output Ports | t _{or} | | - | 60 | 75 | ns |
| Output Fall Time of O | utput Ports | t _{of} | | - | 60 | 75 | ns |


^{*}The staggered delay between odd channels, $\overline{\text{OUT2n} + 1}$ (e.g. OUT1, OUT3, OUT5, etc.) and even channels $\overline{\text{OUT2n}}$ (e.g. OUT2, OUT4, OUT6, etc.) is 2ns. JXI5020 has a built-in staggered circuit to perform delay mechanism, by which the even and odd output ports will be turned on at a different time so that the instant current from the power line will be lowered.

^{**} With uniform output current.

Test Circuit for Switching Characteristics



Timing Waveform





Application Information

Constant Current

To design LED displays, JXI5020 provides nearly no variations in current from channel to channel and from IC to IC. This can be achieved by:


- 1) The maximum current variation between channels is less than ±2.5%, and that between ICs is less than ±3%.
- 2) In addition, the current characteristic of output stage is flat and users can refer to the figure as shown below. The output current can be kept constant regardless of the variations of LED forward voltages (V_F). This performs as a perfection of load regulation.





Adjusting Output Current

The output current of each channel (I_{OUT}) is set by an external resistor, R_{ext} . The relationship between I_{OUT} and R_{ext} is shown in the following figure.



Also, the output current can be calculated from the equation:


 V_{R-EXT} =1.24V; I_{OUT} = V_{R-EXT} *(1/Rext)x15; R_{ext} =(V_{R-EXT} / I_{OUT})x15

where R_{ext} is the resistance of the external resistor connected to R-EXT terminal and V_{R-EXT} is the voltage of R-EXT terminal. The magnitude of current (as a function of R $_{ext}$) is around 25mA at 744 Ω and 10mA at 1860 Ω .

Soldering Process of "Pb-free & Green" Package Plating*

Macroblock has defined "Pb-Free & Green" to mean semiconductor products that are compatible with the current RoHS requirements and selected 100% pure tin (Sn) to provide forward and backward compatibility with both the current industry-standard SnPb-based soldering processes and higher-temperature Pb-free processes. Pure tin is widely accepted by customers and suppliers of electronic devices in Europe, Asia and the US as the lead-free surface finish of choice to replace tin-lead. Also, it adopts tin/lead (SnPb) solder paste, and please refer to the JEDEC J-STD-020C for the temperature of solder bath. However, in the whole Pb-free soldering processes and materials, 100% pure tin (Sn) will all require from 245°C to 260°C for proper soldering on boards, referring to JEDEC J-STD-020C as shown below.

For managing MSL3 Package, it should refer to JEDEC J-STD-0 20C about floor life management & refer to JEDEC J-STD-033C about re-bake condition while IC's floor life exceeds MSL3 limitation.



| Package Thickness | Volume mm ³ <350 | Volume mm ³ 350-2000 | Volume mm³ ≥2000 |
|-------------------|--------------------------------|------------------------------------|---------------------|
| <1.6mm | 260 +0 °C | 260 +0 °C | 260 +0 °C |
| 1.6mm – 2.5mm | 260 +0 °C | 250 +0 °C | 245 +0 °C |
| ≧2.5mm | 250 +0 °C | 245 +0 °C | 245 +0 °C |


^{*} For details, please refer to Macroblock's "Policy on Pb-free & Green Package".

Package Power Dissipation (PD)


The maximum allowable package power dissipation is determined as $P_D(max) = (Tj-Ta)/R_{th(j-a)}$. When 16 output channels are turned on simultaneously, the actual package power dissipation is

 $P_D(act)=(I_{DD}xV_{DD})+(I_{OUT}xDutyxV_{DS}x16)$. Therefore, to keep $P_D(act)\leq P_D(max)$, the allowable maximum output current as a function of duty cycle is:

 $I_{OUT} \! = \! \{ \! [(Tj \! - \! Ta) / R_{th(j \! - \! a)}] \! - \! (I_{DD} x V_{DD}) \! \} / V_{DS} / Duty / 16, \, where \, Tj \! = \! 150 ^{\circ} C.$




JXI5020GF



JXI5020GP

| Condition: I _{OUT} = | 45mA 16 output | channels active |
|-------------------------------|----------------------|-----------------|
| Package | $R_{th(j-a)}$ (°C/W) | $P_D(W)$ |
| GF | 74 | 1.69 |
| GP | 91 | 1.37 |

The maximum power dissipation, $P_D(max)=(Tj-Ta)/R_{th(j-a)}$, decreases as the ambient temperature increases.





Load Supply Voltage (V_{LED})

JXI5020 are designed to operate with V $_{DS}$ ranging from 0.4V to 0.8V (depending on I $_{OUT}$ =3~45mA) considering the package power dissipating limits. V $_{DS}$ may be higher enough to make P $_{D(act)}$ >P $_{D(max)}$ when V $_{LED}$ =5V and V $_{DS}$ =V $_{LED}$ -V $_{F}$, in which V $_{LED}$ is the load supply voltage. In this case, it is recommended to use the lowest possible supply voltage or to set an external voltage reducer, V $_{DROP}$.


A voltage reducer lets $V_{DS}=(V_{LED}-V_F)-V_{DROP}$.

Resistors or Zener diode can be used in the applications as shown in the following figures.






Package Outline




JXI5020GF Outline Drawing



JXI5020GP Outline Drawing

Product Top-mark Information



Product Revision History

| Datasheet Version | Device Version Code |
|-------------------|---------------------|
| V1.00 | Α |
| V1.01 | A |
| V1.02 | Α |
| V2.00 | В |
| V2.01 | В |

Product Ordering Information

| Part Number * | RoHS Package Type | Weight (g) |
|---------------|-------------------|------------|
| JXI5020GF-B | SOP24L-300-1.00 | 0.28 |
| JXI5020GP-B | SSOP24L-150-0.64 | 0.11 |

^{*}Please place your order with the "Part Number" information on your purchase order (PO).

Disclaimer

Macroblock reserves the right to make changes, corrections, modifications, and improvements to their products and documents or discontinue any product or service without notice. Customers are advised to consult their sales representative for the latest product information before ordering. All products are sold subject to the terms and conditions supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

Macroblock's products are not designed to be used as components in device intended to support or sustain life or in military applications. Use of Macroblock 's products in components intended for surgical implant into the body, or other applications in which failure of Macroblock 's products could create a situation where personal death or injury may occur, is not authorized without the express written approval of the Managing Director of Macroblock.

Macroblock will not be held liable for any damages or claims resulting from the use of its products in medical and military applications.

All text, images, logos and information contained on this document is the intellectual property of Macroblock.

Unauthorized reproduction, duplication, extraction, use or disclosure of the above mentioned intellectual property will be deemed as infringement.