

High Performance, Low Power, ISM Band FSK/GFSK/OOK/MSK/GMSK Transceiver IC

ADF7023

FEATURES

Ultralow power, high performance transceiver Frequency bands 862 MHz to 928 MHz 431 MHz to 464 MHz Data rates supported 1 kbps to 300 kbps 1.8 V to 3.6 V power supply Single-ended and differential PAs Low IF receiver with programmable IF bandwidths 100 kHz, 150 kHz, 200 kHz, 300 kHz Receiver sensitivity (BER) −116 dBm at 1.0 kbps, 2FSK, GFSK −107.5 dBm at 38.4 kbps, 2FSK, GFSK −102.5 dBm at 150 kbps, GFSK, GMSK −100 dBm at 300 kbps, GFSK, GMS −104 dBm at 19.2 kbps, OOK Very low power consumption 12.8 mA in PHY_RX mode (maximum front-end gain) 24.1 mA in PHY_TX mode (10 dBm output, single-ended PA) 0.75 μA in PHY_SLEEP mode (32 kHz RC oscillator active) 1.28 μA in PHY_SLEEP mode (32 kHz XTAL oscillator active) 0.33 μA in PHY_SLEEP mode (Deep Sleep Mode 1) RF output power of −20 dBm to +13.5 dBm (single-ended PA) RF output power of −20 dBm to +10 dBm (differential PA) Patented fast settling automatic frequency control (AFC) Digital received signal strength indication (RSSI) Integrated PLL loop filter and Tx/Rx switch Fast automatic VCO calibration Automatic synthesizer bandwidth optimization On-chip, low-power, custom 8-bit processor Radio control

Packet management Smart wake mode Packet management support Highly flexible for a wide range of packet formats Insertion/detection of preamble/sync word/CRC/address Manchester and 8b/10b data encoding and decoding Data whitening Smart wake mode Current saving low power mode with autonomous receiver wake up, carrier sense, and packet reception Downloadable firmware modules Image rejection calibration, fully automated (patent pending) 128-bit AES encryption/decryption with hardware acceleration and key sizes of 128 bits, 192 bits, and 256 bits Reed Solomon error correction with hardware acceleration 240-byte packet buffer for TX/RX data Efficient SPI control interface with block read/write access Integrated battery alarm and temperature sensor Integrated RC and 32.768 kHz crystal oscillator On-chip, 8-bit ADC 5 mm × 5 mm, 32-pin, LFCSP package

APPLICATIONS

Smart metering IEEE 802.15.4g Wireless MBUS Home automation Process and building control Wireless sensor networks (WSNs) Wireless healthcare

Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

REVISION HISTORY

2/11—Rev. 0 to Rev. A

8/10—Revision 0: Initial Version

FUNCTIONAL BLOCK DIAGRAM

GENERAL DESCRIPTION

The ADF7023 is a very low power, high performance, highly integrated 2FSK/GFSK/OOK/MSK/GMSK transceiver designed for operation in the 862 MHz to 928 MHz and 431 MHz to 464 MHz frequency bands, which cover the worldwide licensefree ISM bands at 433 MHz, 868 MHz, and 915 MHz. It is suitable for circuit applications that operate under the European ETSI EN300-220, the North American FCC (Part 15), the Chinese short-range wireless regulatory standards, or other similar regional standards. Data rates from 1 kbps to 300 kbps are supported.

The transmit RF synthesizer contains a VCO and a low noise fractional-N PLL with an output channel frequency resolution of 400 Hz. The VCO operates at 2× or 4×, the fundamental frequency to reduce spurious emissions. The receive and transmit synthesizer bandwidths are automatically, and independently, configured to achieve optimum phase noise, modulation quality, and settling time. The transmitter output power is programmable from −20 dBm to +13.5 dBm, with automatic PA ramping to meet transient spurious specifications. The part possesses both single-ended and differential PAs, which allows for Tx antenna diversity.

The receiver is exceptionally linear, achieving an IP3 specification of −12.2 dBm and −11.5 dBm at maximum gain and minimum gain, respectively, and an IP2 specification of 18.5 dBm and 27 dBm at maximum gain and minimum gain, respectively. The receiver achieves an interference blocking specification of 66 dB at ±2 MHz offset and 74 dB at ±10 MHz offset. Thus, the part is extremely resilient to the presence of interferers in spectrally noisy environments. The receiver features a novel, high speed, automatic frequency control (AFC) loop, allowing the PLL to

find and correct any RF frequency errors in the recovered packet. A patent pending, image rejection calibration scheme is available through a program download. The algorithm does not require the use of an external RF source nor does it require any user intervention once initiated. The results of the calibration can be stored in nonvolatile memory for use on subsequent power-ups of the transceiver.

The ADF7023 operates with a power supply range of 1.8 V to 3.6 V and has very low power consumption in both Tx and Rx modes, enabling long lifetimes in battery-operated systems while maintaining excellent RF performance. The device can enter a low power sleep mode in which the configuration settings are retained in BBRAM.

The ADF7023 features an ultralow power, on-chip, communications processor. The communications processor, which is an 8-bit RISC processor, performs the radio control, packet management, and smart wake mode (SWM) functionality. The communications processor eases the processing burden of the companion processor by integrating the lower layers of a typical communication protocol stack. The communications processor also permits the download and execution of a set of firmware modules that include image rejection (IR) calibration, AES encryption, and Reed Solomon coding.

The communications processor provides a simple commandbased radio control interface for the host processor. A singlebyte command transitions the radio between states or performs a radio function.

The communications processor provides support for generic packet formats. The packet format is highly flexible and fully programmable, thereby ensuring its compatibility with

proprietary packet profiles. In transmit mode, the communications processor can be configured to add preamble, sync word, and CRC to the payload data stored in packet RAM. In receive mode, the communications processor can detect and interrupt the host processor on reception of preamble, sync word, address, and CRC and store the received payload to packet RAM. The ADF7023 uses an efficient interrupt system comprising MAC level interrupts and PHY level interrupts that can be individually set. The payload data plus the 16-bit CRC can be encoded/decoded using Manchester or 8b/10b encoding. Alternatively, data whitening and dewhitening can be applied.

The smart wake mode (SWM) allows the ADF7023 to wake up autonomously from sleep using the internal wake-up timer without intervention from the host processor. After wake-up, the ADF7023 is controlled by the communications processor. This functionality allows carrier sense, packet sniffing, and packet reception while the host processor is in sleep, thereby reducing overall system current consumption. The smart wake mode can wake the host processor on an interrupt condition. These interrupt conditions can be configured to include the reception of valid preamble, sync word, CRC, or address match. Wake-up from sleep mode can also be triggered by the host processor. For systems requiring very accurate wake-up timing, a 32 kHz oscillator can be used to drive the wake-up timer. Alternatively, the internal RC oscillator can be used, which gives lower current consumption in sleep.

The ADF7023 features an advanced encryption standard (AES) engine with hardware acceleration that provides 128-bit block encryption and decryption with key sizes of 128 bits, 192 bits, and 256 bits. Both electronic code book (ECB) and Cipher Block Chaining Mode 1 (CBC Mode 1) are supported. The AES engine can be used to encrypt/decrypt packet data and can be used as a standalone engine for encryption/decryption by the host processor. The AES engine is enabled on the ADF7023 by downloading the AES software module to program RAM. The AES software module is available from Analog Devices, Inc.

An on-chip, 8-bit ADC provides readback of an external analog input, the RSSI signal, or an integrated temperature sensor. An integrated battery voltage monitor raises an interrupt flag to the host processor whenever the battery voltage drops below a userdefined threshold.

SPECIFICATIONS

 $V_{DD} = VDDBAT1 = VDDBAT2 = 1.8 V$ to 3.6 V, $GND = 0 V$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical specifications are at $V_{DD} = 3 V$, $T_A = 25$ °C.

RF AND SYNTHESIZER SPECIFICATIONS

Table 1.

TRANSMITTER SPECIFICATIONS

Table 2.

1 Measured as the maximum unmodulated power. 2 A combined single-ended PA and LNA match can reduce the maximum achievable output power by up to 1 dB.

RECEIVER SPECIFICATIONS

Table 3.

1 Sensitivity for combined matching network case is typically 1 dB less than separate matching networks. 2 Follow the matching and layout guidelines to achieve the relevant FCC/ETSI specifications.

TIMING AND DIGITAL SPECIFICATIONS

Table 4.

AUXILARY BLOCK SPECIFICATIONS

Table 5.

GENERAL SPECIFICATIONS

Table 6.

TIMING SPECIFICATIONS

 $V_{DD} = VDDBAT1 = VDDBAT2 = 3 V ± 10\%, V_{GND} = GND = 0 V, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.

Table 7. SPI Interface Timing

Timing Diagrams

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 8.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

The exposed paddle of the LFCSP package should be connected to ground.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device is a high performance, RF integrated circuit with an ESD rating of <2 kV; it is ESD sensitive. Proper precautions should be taken for handling and assembly.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

08291-004

Table 9. Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 5. Single-Ended PA at 433 MHz: Output Power vs. PA_LEVEL_MCR Setting, Temperature, and V_{DD}

Figure 6. Single-Ended PA at 433 MHz: Supply Current vs. Output Power, Temperature, and V_{DD}

Figure 7. Single-Ended PA at 868 MHz: Output Power vs. PA_LEVEL_MCR Setting, Temperature, and V_{DD}

Figure 8. Single-Ended PA at 868 MHz: Supply Current vs. Output Power, Temperature, and V_{DD}

Figure 9. Single-Ended PA at 915 MHz: Output Power vs. PA_LEVEL_MCR Setting, Temperature, and V_{DD}

Figure 10. Single-Ended PA at 915 MHz: Supply Current vs. Output Power, Temperature, and V_{DD}

Figure 11. Differential PA at 433 MHz: Output Power vs. PA_LEVEL_MCR Setting, Temperature, and V_{DD}

Figure 12. Differential PA at 433 MHz: Supply Current vs. Output Power, Temperature, and V_{DD}

Figure 13. Differential PA at 915 MHz: Output Power vs. PA_LEVEL_MCR Setting, Temperature, and V_{DD}

Figure 14. Differential PA at 915 MHz: Supply Current vs. Output Power, Temperature, and V_{DD}

Figure 15. PA Ramp-Up at Data Rate =38.4 kbps for Each PA_RAMP Setting, Differential PA

Figure 16. PA Ramp-Down at Data Rate =38.4 kbps for Each PA_RAMP Setting, Differential PA

Figure 17. PA Ramp-Up at Data Rate =300 kbps for Each PA_RAMP Setting, Differential PA

Figure 18. PA Ramp-Down at Data Rate =300 kbps for Each PA_RAMP Setting, Differential PA

Figure 19. Transmit Spectrum at 868 MHz, FSK, Data Rate = 38.4 kbps, $Frequency$ Deviation = 20 kHz

Figure 20. Transmit Spectrum at 868 MHz, GFSK, Data Rate = 38.4 kbps, Frequency Deviation = 20 kHz

Figure 21. Transmit Spectrum at 928 MHz, GFSK, Data Rate = 300 kbps, Frequency Deviation = 75 kHz

Figure 22. Transmit Eye at 868 MHz, GFSK, Data Rate = 38.4 kbps, Frequency Deviation $= 21$ kHz

08291-040

Figure 23. Transmit Eye at 868 MHz, GFSK, Data Rate = 300 kbps, Frequency Deviation = 75 kHz

Figure 24. OOK Transmit Spectrum, Max Hold for 100 Sweeps, Single-Ended PA, 868.95 MHz, Data Rate = 16.4 kbps (32.8 kcps, Manchester Encoded), PA $RAMP = 1$

Figure 25. Modulation Error Ratio (MER) vs. Data Rate, Synthesizer Loop Bandwidth, and RF Frequency at Modulation Index = 1

Figure 26. Modulation Error Ratio (MER) vs. RF Frequency, Temperature, and V_{DD} at Modulation Index = 1 and Data Rate = 10 kbps

Figure 27. Modulation Error Ratio (MER) vs. Data Rate, Synthesizer Loop Bandwidth, and RF Frequency at Modulation Index = 0.5

Figure 28. Modulation Error Ratio (MER) vs. RF Frequency, Temperature, and V_{DD} at Modulation Index = 0.5 and Data Rate = 10 kbps

Figure 29. LNA/Mixer 1 dB Compression Point, $V_{DD} = 3.0$ V, Temperature = 25°C, RF Frequency = 915 MHz, LNA Gain = Low, Mixer Gain = Low

Figure 31. LNA/Mixer IIP3, $V_{DD} = 3.0$ V, Temperature = 25°C, RF Frequency = 915 MHz, LNA Gain = Low, Mixer Gain = Low, Source 1 Frequency = (915 + 0.4) MHz, Source 2 Frequency = (915 + 0.7) MHz

Figure 32. LNA/Mixer IIP3, $V_{DD} = 3.0$ V, Temperature = 25°C, RF Frequency = 915 MHz, LNA Gain = High, Mixer Gain = High, Source 1 Frequency = (915 + 0.4) MHz, Source 2 Frequency = $(915 + 0.7)$ MHz

Figure 33. IF Filter Profile vs. IF Bandwidth, $V_{DD} = 3.0$ V, Temperature = 25°C

Figure 34. IF Filter Profile vs. V_{DD} and Temperature, 100 kHz IF Filter Bandwidth

Figure 35. Receiver Wideband Blocking at 433 MHz, Data Rate = 38.4 kbps

Figure 36. Receiver Wideband Blocking at 433 MHz, Data Rate = 100 kbps

Figure 37. Receiver Wideband Blocking at 433 MHz, Data Rate = 300 kbps

Figure 38. Receiver Wideband Blocking to ± 60 MHz, at 868 MHz, Data Rate = 38.4 kbps, Carrier Wave Interferer

Figure 40. Receiver Wideband Blocking at 868 MHz, Data Rate = 300 kbps

Figure 42. Receiver Wideband Blocking at 915 MHz, Data Rate = 100 kbps

Figure 43. Receiver Wideband Blocking at 915 MHz, Data Rate = 300 kbps

Figure 44. Receiver Wideband Blocking vs. V_{DD} and Temperature, 915 MHz, Data Rate = 300 kbps

Figure 45. Receiver Wideband Blocking at 868 MHz, Data Rate = 38.4 kbps, Measured as per ETSI EN 300 220

Figure 46. Receiver Close-In Blocking at 915 MHz, Data Rate = 50 kbps, IF Filter Bandwidth = 100 kHz, Image Calibrated

Figure 47. Receiver Close-In Blocking at 915 MHz, Data Rate = 100 kbps, IF Filter Bandwidth = 100 kHz, Image Calibrated

Figure 48. Receiver Close-In Blocking at 915 MHz, Data Rate = 150 kbps, IF Filter Bandwidth = 150 kHz, Image Calibrated

Figure 49. Receiver Close-In Blocking at 915 MHz, Data Rate = 200 kbps, IF Filter Bandwidth = 200 kHz, Image Calibrated

Figure 50. Receiver Close-In Blocking at 915 MHz, Data Rate = 300 kbps, IF Filter Bandwidth = 300 kHz, Image Calibrated

Figure 51. Image Attenuation with Calibrated and Uncalibrated Images, 915 MHz, IF Filter Bandwidth = 100 kHz, V_{DD} = 3.0 V, Temperature = 25°C

Figure 52. Image Attenuation with Calibrated and Uncalibrated Images, 433 MHz, IF Filter Bandwidth = 100 kHz, V_{DD} = 3.0 V, Temperature = 25°C

Figure 53. IF Filter Profile with Calibrated Image vs. IF Filter Bandwidth, 921 MHz, $V_{DD} = 3.0$ V, Temperature = 25 $°C$

Figure 54. Receiver Sensitivity (Bit Error Rate at 1E – 3) vs. V_{DD}, Temperature, and RF Frequency, Data Rate = 300 kbps, GFSK, Frequency Deviation = 75 kHz, IF Bandwidth = 300 kHz

Figure 55. Bit Error Rate Sensitivity (at BER = 1E − 3) and Packet Error Rate Sensitivity (at PER = 1%) vs. Data Rate, GFSK, V_{DD} = 3.0 V, Temperature = 25° C

Figure 56. Packet Error Rate vs. RF Input Power and Data Rate, FSK/GFSK, 928 MHz, Preamble Length = 64 Bits, V_{DD} = 3.0 V, Temperature = 25°C

Figure 57. Receiver Sensitivity (Packet Error Rate at 1%) vs. V_{DD}, Temperature, and RF Frequency, Data Rate = 300 kbps, GFSK, Frequency Deviation = 75 kHz, IF Bandwidth = 300 kHz

Figure 58. Receiver PER Using Reed Solomon (RS) Coding; RF Frequency = 915 MHz, GFSK, Data Rate = 300 kbps, Frequency Deviation =75 kHz, Packet Length = 28 Bytes (Uncoded); Reed Solomon Configuration: $n = 38$, $k = 28, t = 5$

Figure 59. OOK Packet Error Rate vs. RF Input Power, Data Rate = 19.2 kbps (Chip Rate = 38.4 kcps, Manchester Encoded), IF Bandwidth = 100 kHz, V_{DD} = 3.6 V, Temperature = 25°C, RF Frequency = 902 MHz, Preamble Length = 100 Bits

Figure 60. OOK Packet Error Rate vs. RF Input Power, Data Rate = 2.4 kbps (Chip Rate = 4.8 kcps, Manchester Encoded), IF Bandwidth = 100 kHz, V_{DD} = 3.6 V, Temperature = 25° C, RF Frequency = 902 MHz, Preamble Length = 100 Bits

Figure 61. OOK Packet Error Rate vs. RF Input Power, V_{DD}, and Temperature, Data $Rate = 19.2$ kbps (Chip Rate = 38.4 kcps, Manchester Encoded), IF Bandwidth = 100 kHz, V_{DD} = 3.6 V, Temperature = 25°C, RF Frequency = 902 MHz, Preamble Length = 100 Bits

Figure 62. OOK Packet Error Rate vs. RF Input Power and OOK Modulation Depth, Data Rate = 19.2 kbps (Chip Rate = 38.4 kcps, Manchester Encoded), IF Bandwidth = 100 kHz, V_{DD} = 3.6 V, Temperature = 25°C, RF Frequency = 902 MHz, Preamble Length = 100 Bits

Figure 63. AFC On: Receiver Sensitivity (at PER = 1%) vs. RF Frequency Error, GFSK, 915 MHz, AFC Enabled (Ki = 7, Kp = 3), AFC Mode = Lock After Preamble, IF Bandwidth = 100 kHz (at 100 kbps), 150 kHz (at 150 kbps), 200 kHz (at 200 kbps), and 300 kHz (at 300 kbps), Preamble Length = 64 Bits

Figure 64. AFC Off: Packet Error Rate vs. RF Frequency Error and Data Rate Error, AFC Off, Data Rate=300 kbps, Frequency Deviation = 75 kHz, GFSK, AGC_LOCK_MODE = Lock After Preamble

Figure 65. AFC On: Packet Error Rate vs. RF Frequency Error and Data Rate Error, AFC Off, Data Rate = 300 kbps, Frequency Deviation = 75 kHz, GFSK, AGC_LOCK_MODE = Lock After Preamble

Figure 66. RSSI (via CMD_GET_RSSI) vs. RF Input Power, 868 MHz, GFSK, Data $Rate = 38.4$ kbps, Frequency Deviation = 20 kHz, IF Bandwidth = 100 kHz, 100 RSSI Measurements at Each Input Power Level

Figure 67. RSSI (via Automatic End of Packet RSSI Measurement) vs. RF Input Power, 868 MHz, GFSK, Data Rate = 300 kbps, Frequency Deviation = 75 kHz, IF Bandwidth = 300 kHz, AGC_CLOCK_DIVIDE = 15, 100 RSSI Measurements at Each Input Power Level

Figure 68. Mean RSSI Error (via Automatic End of Packet RSSI Measurement) vs. RF Input Power vs. Data Rate; RF Frequency = 868 MHz, GFSK, 100 RSSI Measurements at Each Input Power Level

Figure 69. RSSI With and Without Cosine Polynomial Correction (via Automatic End of Packet RSSI Measurement), 100 RSSI Measurements at Each Input Power Level

Figure 70. OOK RSSI and OOK RSSI Error vs. RF Input Power. 915 MHz, Data Rate = 19.2 kbps (38.4 kcps), 200 RSSI Measurements per Input Power Level

Figure 71. OOK RSSI vs. RF Input Power, V_{DD}, and Temperature, RF Frequency = 915 MHz, Data Rate = 19.2 kbps (38.4 kcps Manchester Encoded)

Figure 72. Average of 1000 Temperature Sensor Readbacks and 3 σ Error vs. Temperature, 3 σ Error Determined to Be $\pm 14^{\circ}$ C, V_{DD} = 3 V, Average of 10 Readbacks Accurate to ±4.4°C

Figure 73. Receiver Eye Diagram Measured Using the Test DAC., RF Frequency = 915 MHz, RF Input Power = −80 dBm, Data Rate = 100 kbps, Frequency Deviation = 50 kHz

Figure 74. Receiver Eye Diagram Measured Using the Test DAC, RF Frequency = 915 MHz, RF Input Power = −105 dBm, Data Rate = 100 kbps, $Frequency$ Deviation = 50 kHz

TERMINOLOGY

ADC Analog to digital converter **AGC** Automatic gain control **AFC** Automatic frequency control **Battmon** Battery monitor **BBRAM** Battery backup random access memory **CBC** Cipher block chaining

CRC Cyclic redundancy check

DR Data rate

ECB Electronic code book

ECC Error checking code

2FSK Two-level frequency shift keying

GFSK Two-level Gaussian frequency shift keying

GMSK Gaussian minimum shift keying

LO Local oscillator

MAC Media access control

MCR Modem configuration random access memory

MER Modulation error rate

MSK Minimum shift keying **NOP** No operation **OOK** On-off keying **PA** Power amplifier **PFD** Phase frequency detector **PHY** Physical layer **RCO** RC oscillator **RISC** Reduced instruction set computer **RSSI** Receive signal strength indicator **Rx** Receive **SAR** Successive approximation register **SWM** Smart wake mode **Tx** Transmit **VCO** Voltage controlled oscillator **WUC** Wake-up controller **XOSC**

Crystal oscillator

RADIO CONTROL

The ADF7023 has five radio states designated PHY_SLEEP, PHY_OFF, PHY_ON, PHY_RX, and PHY_TX. The host processor can transition the ADF7023 between states by issuing single byte commands over the SPI interface. The various commands and states are illustrated in [Figure 75.](#page-33-0) The communications processor handles the sequencing of various radio circuits and critical timing functions, thereby simplifying radio operation and easing the burden on the host processor.

RADIO STATES

PHY_SLEEP

In this state, the device is in a low power sleep mode. To enter the state, issue the CMD_PHY_SLEEP command, either from the PHY_OFF or PHY_ON state. To wake the radio from the state, set the CS pin low, or use the wake-up controller (32.768 kHz RC or 32.768 kHz crystal) to wake the radio from this state. The wake-up timer should be set up before entering the PHY_SLEEP state. If retention of BBRAM contents is not required, Deep Sleep Mode 2 can be used to further reduce the PHY_SLEEP state current consumption. Deep Sleep Mode 2 is entered by issuing the CMD_HW_RESET command. The options for the PHY_SLEEP state are detailed in [Table 10](#page-32-1).

PHY_OFF

In the PHY_OFF state, the 26 MHz crystal, the digital regulator, and the synthesizer regulator are powered up. All memories are fully accessible. The BBRAM registers must be valid before exiting this state.

PHY_ON

In the PHY_ON state, along with the crystal, the digital regulator and the synthesizer regulator, VCO, and RF regulators are powered up. A baseband filter calibration is performed when this state is entered from the PHY_OFF state if the BB_CAL bit in the MODE_CONTROL register (Address 0x11A) is set. The device is ready to operate, and the PHY_TX and PHY_RX states can be entered.

PHY_TX

In the PHY_TX state, the synthesizer is enabled and calibrated. The power amplifier is enabled, and the device transmits at the channel frequency defined by the CHANNEL_FREQ[23:0] setting (Address 0x109 to Address 0x10B). The state is entered by issuing the CMD_PHY_TX command. The device

automatically transmits the transmit packet stored in the packet RAM. After transmission of the packet, the PA is disabled and the device automatically returns to the PHY_ON state and can, optionally, generate an interrupt.

In sport mode, the device transmits the data present on the GP2 pin as described in the [Sport](#page-46-1) section. The host processor must issue the CMD_PHY_ON command to exit the PHY_TX state when in sport mode.

PHY_RX

In the PHY_RX state, the synthesizer is enabled and calibrated. The ADC, RSSI, IF filter, mixer, and LNA are enabled. The radio is in receive mode on the channel frequency defined by the CHANNEL_FREQ[23:0] setting (Address 0x109 to Address 0x10B).

After reception of a valid packet, the device returns to the PHY_ON state and can, optionally, generate an interrupt. In sport mode, the device remains in the PHY_RX state until the CMD_PHY_ON command is issued.

Current Consumption

The typical current consumption in each state is detailed in [Table 10](#page-32-1).

Table 10. Current Consumption in ADF7023 Radio States

1TRANSMIT AND RECEIVE AUTOMATIC TURNAROUND MUST BE ENABLED BY BITS RX_TO_TX_AUTO_TURNAROUND AND TX_TO_RX_AUTO_TURNAROUND (0x11A: MODE_CONTROL).

2AES ENCRYPTION/DECRYPTION, IMAGE REJECTION CALIBRATION, AND REED SOLOMON CODING ARE AVAILABLE ONLY IF THE NECESSARY FIRMWARE MODULE HAS BEEN DOWNLOADED TO THE PROGRAM RAM.

3THE END OF FRAME (EOF) AUTOMATIC TRANSITIONS ARE DISABLED IN SPORT MODE.

4CMD_AES REFERS TO THE THREE AVAILABLE AES COMMANDS: CMD_AES_ENCRYPT, CMD_AES_DECRYPT, AND CMD_AES_DECRYPT_INIT. 5CMD_RS REFERS TO THE THREE AVAILABLE REED SOLOMON COMMANDS: CMD_RS_ENCODE_INIT, CMD_RS_ENCODE,

Figure 75. Radio State Diagram

08291-121

 -121 $08291 -$

INITIALIZATION

Initialization After Application of Power

When power is applied to the ADF7023 (through the VDDBAT1/VDDBAT2 pins), it registers a power-on reset event (POR) and transitions to the PHY_OFF state. The BBRAM memory is unknown, the packet RAM memory is cleared to 0x00, and the MCR memory is reset to its default values. The host processor should use the following procedure to complete the initialization sequence:

- 1. Bring the $\overline{\text{CS}}$ pin of the SPI low and wait until the MISO output goes high.
- 2. Issue the CMD_SYNC command.
- 3. Wait for the CMD_READY bit in the status word to go high.
- 4. Configure the part by writing to all 64 of the BBRAM registers.
- 5. Issue the CMD_CONFIG_DEV command so that the radio settings are updated using the BBRAM values.

The ADF7023 is now configured in the PHY_OFF state.

Initialization After Issuing the CMD_HW_RESET Command

The CMD_HW_RESET command performs a full power-down of all hardware, and the device enters the PHY_SLEEP state. To complete the hardware reset, the host processor should complete the following procedure:

- 1. Wait for 1 ms.
- 2. Bring the CS pin of the SPI low and wait until the MISO output goes high. The ADF7023 registers a POR and enters the PHY_OFF state.
- 3. Issue the CMD_SYNC command.
- 4. Wait for the CMD_READY bit in the status word to go high.
- 5. Configure the part by writing to all 64 of the BBRAM registers.
- 6. Issue the CMD_CONFIG_DEV command so that the radio settings are updated using the BBRAM values.

The ADF7023 is now configured in the PHY_OFF state.

Initialization on Transitioning from PHY_SLEEP (After CS Is Brought Low)

The host processor can bring \overline{CS} low at any time to wake the ADF7023 from the PHY_SLEEP state. This event is not registered as a POR event because the BBRAM contents are valid. The following is the procedure that the host processor is required to follow:

- 1. Bring the CS line of the SPI low and wait until the MISO output goes high. The ADF7023 enters the PHY_OFF state.
- 2. Issue the CMD_SYNC command.
- 3. Wait for the CMD_READY bit in the status word to go high.
- 4. Issue the CMD_CONFIG_DEV command so that the radio settings are updated using the BBRAM values.

The ADF7023 is now configured and ready to transition to the PHY_ON state.

Initialization After a WUC Timeout

The ADF7023 can autonomously wake from the PHY_SLEEP state using the wake-up controller. If the ADF7023 wakes after a WUC timeout in smart wake mode (SWM), it follows the SWM routine based on the smart wake mode configuration in BBRAM (see the [Low Power Modes](#page-58-1) section). If the ADF7023 wakes after a WUC timeout with SWM disabled and the firmware timer disabled, it wakes in the PHY_OFF state, and the following is the procedure that the host processor is required to follow:

- 1. Issue the CMD_SYNC command.
- 2. Wait for the CMD_READY bit in the status word to go high.
- 3. Issue the CMD_CONFIG_DEV command so that the radio settings are updated using the BBRAM values.

The ADF7023 is now configured in the PHY_OFF state.

COMMANDS

The commands that are supported by the radio controller are detailed in this section. They initiate transitions between radio states or perform tasks as indicated in [Figure 75](#page-33-0).

CMD_PHY_OFF (0xB0)

This command transitions the ADF7023 to the PHY_OFF state. It can be issued in the PHY_ON state. It powers down the RF and VCO regulators.

CMD_PHY_ON (0xB1)

This command transitions the ADF7023 to the PHY_ON state.

If the command is issued in the PHY_OFF state, it powers up the RF and VCO regulators and performs an IF filter calibration if the BB_CAL bit is set in the MODE_CONTROL register (Address 0x11A).

If the command is issued from the PHY_TX state, the host processor performs the following procedure:

- 1. Ramp down the PA.
- 2. Set the external PA signal low (if enabled).
- 3. Turn off the digital transmit clocks.
- 4. Power down the synthesizer.
- 5. Set FW_STATE = PHY_ON.

If the command is issued from the PHY_RX state, the communications processor performs the following procedure:

- 1. Copy the measured RSSI to the RSSI_READBACK register.
- 2. Set the external LNA signal low (if enabled).
- 3. Turn off the digital receiver clocks.
- 4. Power down the synthesizer and the receiver circuitry (ADC, RSSI, IF filter, mixer, and LNA).
- 5. Set FW_STATE = PHY_ON.

CMD_PHY_SLEEP (0xBA)

This command transitions the ADF7023 to the very low power PHY_SLEEP state in which the WUC is operational (if enabled), and the BBRAM contents are retained. It can be issued from the PHY_OFF or PHY_ON state.

CMD_PHY_RX (0xB2)

This command can be issued in the PHY_ON, PHY_RX, or PHY_TX state. If the command is issued in the PHY_ON state, the communications processor performs the following procedure:

- 1. Power up the synthesizer.
- 2. Power up the receiver circuitry (ADC, RSSI, IF filter, mixer, and LNA).
- 3. Set the RF channel based on the CHANNEL_FREQ[23:0] setting in BBRAM.
- 4. Set the synthesizer bandwidth.
- 5. Do VCO calibration.
- 6. Delay for synthesizer settling.
- 7. Enable the digital receiver blocks.
- 8. Set the external LNA enable signal high (if enabled).
- 9. Set FW_STATE = PHY_RX.

If the command is issued in the PHY_RX state, the communications processor performs the following procedure:

- 1. Set the external LNA signal low (if enabled).
- 2. Unlock the AFC and AGC.
- 3. Turn off the receive blocks.
- 4. Set the RF channel based on the CHANNEL_FREQ[23:0] setting in BBRAM.
- 5. Set the synthesizer bandwidth.
- 6. Do VCO calibration.
- 7. Delay for synthesizer settling.
- 8. Enable the digital receiver blocks.
- 9. Set the external LNA enable signal high (if enabled).
- 10. Set FW_STATE = PHY_RX.

If the command is issued in the PHY_TX state, the communications processor performs the following procedure:

- 1. Ramp down the PA.
- 2. Set the external PA signal low (if enabled).
- 3. Turn off the digital transmit blocks.
- 4. Power up the receiver circuitry (ADC, RSSI, IF filter, mixer, and LNA).
- 5. Set the RF channel based on the CHANNEL_FREQ[23:0] setting in BBRAM.
- 6. Set the synthesizer bandwidth.
- 7. Do VCO calibration.
- 8. Delay for synthesizer settling.
- 9. Enable the digital receiver blocks.
- 10. Set the external LNA enable signal high (if enabled).
- 11. Set FW_STATE = PHY_RX

CMD_PHY_TX (0xB5)

This command can be issued in the PHY_ON, PHY_TX, or PHY_RX state. If the command is issued in the PHY_ON state, the communications processor performs the following procedure:

- 1. Power up the synthesizer.
- 2. Set the RF channel based on the CHANNEL_FREQ[23:0] setting in BBRAM.
- 3. Set the synthesizer bandwidth.
- 4. Do VCO calibration.
- 5. Delay for synthesizer settling.
- 6. Enable the digital transmit blocks.
- 7. Set the external PA enable signal high (if enabled).
- 8. Ramp up the PA.
- 9. Set FW_STATE = PHY_TX.
- 10. Transmit data.

If the command is issued in the PHY_TX state, the communications processor performs the following procedure:

- 1. Ramp down the PA.
- 2. Set the external PA enable signal low (if enabled).
- 3. Turn off the digital transmit blocks.
- 4. Set the RF channel based on the CHANNEL_FREQ[23:0] setting in BBRAM.
- 5. Set the synthesizer bandwidth.
- 6. Do VCO calibration.
- 7. Delay for synthesizer settling.
- 8. Enable the digital transmit blocks.
- 9. Set the external PA enable signal high (if enabled).
- 10. Ramp up the PA.
- 11. Set FW_STATE = PHY_TX.
- 12. Transmit data.

If the command is issued in the PHY_RX state, the communications processor performs the following procedure:

- 1. Set the external LNA signal low (if enabled).
- 2. Unlock the AFC and AGC.
- 3. Turn off the receive blocks.
- 4. Power down the receiver circuitry (ADC, RSSI, IF filter, mixer, and LNA).
- 5. Set the RF channel based on the CHANNEL_FREQ[23:0] setting in BBRAM.
- 6. Set the synthesizer bandwidth.
- 7. Delay for synthesizer settling.
- 8. Enable the digital transmit blocks.
- 9. Set the external PA enable signal high (if enabled).
- 10. Ramp up the PA.
- 11. Set FW_STATE = PHY_TX.
- 12. Transmit data.
CMD_CONFIG_DEV (0xBB)

This command interprets the BBRAM contents and configures each of the radio parameters based on these contents. It can be issued from the PHY_OFF or PHY_ON state. The only radio parameter that isn't configured on this command is the CHANNEL_FREQ[23:0] setting, which instead is configured as part of a CMD_PHY_TX or CMD_PHY_RX command.

The user should write to the entire 64 bytes of the BBRAM and then issue the CMD_CONFIG_DEV command, which can be issued in the PHY_OFF or PHY_ON state.

CMD_GET_RSSI (0xBC)

This command turns on the receiver, performs an RSSI measurement on the current channel, and returns the ADF7023 to the PHY_ON state. The command can be issued from the PHY_ON state. The RSSI result is saved to the RSSI_READBACK register (Address 0x312). This command can be issued from the PHY_ON state only.

CMD_BB_CAL (0xBE)

This command performs an IF filter calibration. It can be issued only in the PHY_ON state. In many cases, it may not be necessary to use this command because an IF filter calibration is automatically performed on the PHY_OFF to PHY_ON transition if BB_CAL = 1 in the MODE_CONTROL register (Address 0x11A).

CMD_SYNC (0xA2)

This command is used to allow the host processor and communications processor to establish communications. It is required to issue a CMD_SYNC command during each of the following scenarios:

- Initialization after application of power
- On a WUC wake-up
- Initialization after a CMD_HW_RESET
- After a CMD_RAM_LOAD_DONE command has been issued

After issuing a CMD_SYNC command, the host processor should wait until the CMD_READY status bit is high (see the [Initialization s](#page-34-0)ection). This process ensures that the next command issued by the host processor is processed by the communications processor. See the [Initialization](#page-34-0) section for further details on using a CMD_SYNC command.

CMD_HW_RESET (0xC8)

The command performs a full power-down of all hardware, and the device enters the PHY_SLEEP state. This command can be issued in any state and is independent of the state of the communications processor. The procedure for initialization of the device after a CMD_HW_RESET command is described in detail in the [Initialization](#page-34-0) section.

CMD_RAM_LOAD_INIT (0xBF)

This command prepares the communications processor for a subsequent download of a software module to program RAM. This command should be issued only prior to the program RAM being written to by the host processor.

CMD_RAM_LOAD_DONE (0xC7)

This command is required only after download of a software module to program RAM. It indicates to the communications processor that a software module is loaded to program RAM. The CMD_RAM_LOAD_DONE command can be issued only in the PHY_OFF state. The command resets the communications processor and the packet RAM. This command should be followed by a CMD_SYNC command.

CMD_IR_CAL (0xBD)

This command performs a fully automatic image rejection calibration on the ADF7023 receiver.

This command requires that the IR calibration firmware module has been loaded to the ADF7023 program RAM. The firmware module is available from Analog Devices. For more information, see the [Downloadable Firmware Modules](#page-66-0) section.

CMD_AES_ENCRYPT (0xD0), CMD_AES_DECRYPT (0xD2), and CMD_AES_DECRYPT_INIT (0xD1)

These commands allow AES, 128-bit block encryption and decryption of transmit and receive data using key sizes of 128 bits, 192 bits, or 256 bits.

The AES commands require that the AES firmware module has been loaded to the ADF7023 program RAM. The AES firmware module is available from Analog Devices. See the [Downloadable](#page-66-0) [Firmware Modules](#page-66-0) section for details on the AES encryption and decryption module.

CMD_RS_ENCODE_INIT (0xD1), CMD_RS_ENCODE (0xD0), and CMD_RS_DECODE (0xD2)

These commands perform Reed Solomon encoding and decoding of transmit and receive data, thereby allowing detection and correction of errors in the received packet.

These commands require that the Reed Solomon firmware module has been loaded to the ADF7023 program RAM. The Reed Solomon firmware module is available from Analog Devices. See the [Downloadable Firmware Modules](#page-66-0) section for details on this module.

AUTOMATIC STATE TRANSITIONS

On certain events, the communications processor can automatically transition the ADF7023 between states. These automatic transitions are illustrated as dashed lines in [Figure 75](#page-33-0) and are explained in this section.

TX_EOF

The communications processor automatically transitions the device from the PHY_TX state to the PHY_ON state at the end of a packet transmission. On the transition, the communications processor performs the following actions:

- 1. Ramps down the PA.
- 2. Sets the external PA signal low.
- 3. Disables the digital transmitter blocks.
- 4. Powers down the synthesizer.
- 5. Sets FW_STATE = PHY_ON.

RX_EOF

The communications processor automatically transitions the device from the PHY_RX state to the PHY_ON state at the end of a packet reception. On the transition, the communications processor performs the following actions:

- 1. Copies the measured RSSI to the RSSI_READBACK register (Address 0x312).
- 2. Sets the external LNA signal low.
- 3. Disables the digital receiver blocks.
- 4. Powers down the synthesizer and the receiver circuitry (ADC, RSSI, IF filter, mixer, and LNA).
- 5. Sets FW_STATE = PHY_ON.

RX_TO_TX_AUTO_TURNAROUND

If the RX_TO_TX_AUTO_TURNAROUND bit in the MODE_ CONTROL register (Address 0x11A) is enabled, the device automatically transitions to the PHY_TX state at the end of a valid packet reception, on the same RF channel frequency. On the transition, the communications processor performs the following actions:

- 1. Sets the external LNA signal low.
- 2. Unlocks the AGC and AFC (if enabled).
- 3. Disables the digital receiver blocks.
- 4. Powers down the receiver circuitry (ADC, RSSI, IF filter, mixer, and LNA).
- 5. Sets RF channel frequency (same as the previous receive channel frequency).
- 6. Sets the synthesizer bandwidth.
- 7. Does VCO calibration.
- 8. Delays for synthesizer settling.
- 9. Enables the digital transmitter blocks.
- 10. Sets the external PA signal high (if enabled).
- 11. Ramps up the PA.
- 12. Sets FW_STATE = PHY_TX.
- 13. Transmits data.

In sport mode, the RX_TO_TX_AUTO_TURNAROUND transition is disabled.

TX_TO_RX_AUTO_TURNAROUND

If the TX_TO_RX_AUTO_TURNAROUND bit in the MODE CONTROL register (Address 0x11A) is enabled, the device automatically transitions to the PHY_RX state at the end of a packet transmission, on the same RF channel frequency. On the transition, the communications processor performs the following actions:

- 1. Ramps down the PA.
- 2. Sets the external PA signal low.
- 3. Disables the digital transmitter blocks.
- 4. Powers up the receiver circuitry (ADC, RSSI, IF filter, mixer, and LNA).
- 5. Sets the RF channel (same as the previous transmit channel frequency).
- 6. Sets the synthesizer bandwidth.
- 7. Does VCO calibration.
- 8. Delays for synthesizer settling.
- 9. Turns on AGC and AFC (if enabled).
- 10. Enables the digital receiver blocks.
- 11. Sets the external LNA signal high (if enabled).
- Sets FW_STATE = PHY_RX.

In sport mode, the TX_TO_RX_AUTO_TURNAROUND transition is disabled.

WUC Timeout

The ADF7023 can use the WUC to wake from sleep on a timeout of the hardware timer. The device wakes into the PHY_OFF state. See the [WUC Mode](#page-61-0) section for further details.

STATE TRANSITION AND COMMAND TIMING

The execution times for all radio state transitions are detailed in [Table 11](#page-38-0) and [Table 12](#page-38-1). Note that these times are typical and can vary, depending on the BBRAM configuration.

Table 11. ADF7023 Command Execution Times and State Transition Times That Are Not Related to PHY_TX or PHY_RX

Table 12. ADF7023 State Transition Times Related to PHY_TX and PHY_RX

 1 $T_{PARMP_UP} = T_{PARMP_DOWN} =$ PA_LEVEL_MCR , where PA_LEVEL_MCR sets the maximum PA output power (PA_LEVEL_MCR register, Address 0x307),

PA_RAMP sets the PA ramp rate (RADIO_CFG_8 register, Address 0x114), and DATA_RATE sets the transmit data rate (RADIO_CFG_0 register, Address 0x10C and

RADIO_CFG_1 register, Address 0x10D).
² T_{BYTE} = one byte period (μs), T_{EOP} = time to end of packet (μs).

 $(9 - PA_RAMP)$
2 \times DATA_RATE \times 100

PACKET MODE

The on-chip communications processor can be configured for use with a wide variety of packet-based radio protocols using 2FSK/GFSK/MSK/GMSK/OOK modulation. The general packet format, when using the packet management features of the communications processor, is illustrated in [Table 14](#page-40-0). To use the packet management features, the DATA_MODE setting in the PACKET_LENGTH_CONTROL register (Address 0x126) should be set to packet mode; 240 bytes of dedicated packet RAM are available to store, transmit, and receive packets. In transmit mode, preamble, sync word, and CRC can be added by the communications processor to the data stored in the packet RAM for transmission. In addition, all packet data after the sync word can be optionally whitened, Manchester encoded, or 8b/10b encoded on transmission and decoded on reception.

In receive mode, the communications processor can be used to qualify received packets based on the preamble detection, sync word detection, CRC detection, or address match and generate an interrupt on the IRQ_GP3 pin. On reception of a valid packet, the received payload data is loaded to packet RAM memory. More information on interrupts is contained in the [Interrupt Generation](#page-49-0) section.

PREAMBLE

The preamble is a mandatory part of the packet that is automatically added by the communications processor when transmitting a packet and removed after receiving a packet. The preamble is a 0x55 sequence, with a programmable length between 1 byte and 256 bytes, that is set in the

PREAMBLE_LEN register (Address 0x11D). It is necessary to have preamble at the beginning of the packet to allow time for the receiver AGC, AFC, and clock and data recovery circuitry to settle before the start of the sync word. The required preamble length depends on the radio configuration. See the [Radio](#page-68-0) [Blocks](#page-68-0) section for more details.

In receive mode, the ADF7023 can use a preamble qualification circuit to detect preamble and interrupt the host processor. The preamble qualification circuit tracks the received frame as a sliding window. The window is three bytes in length, and the preamble pattern is fixed at 0x55. The preamble bits are examined in 01pairs. If either bit or both bits are in error, the pair is deemed erroneous. The possible erroneous pairs are 00, 11, and 10. The number of erroneous pairs tolerated in the preamble can be set using the PREAMBLE_MATCH register value (Address 0x11B) according to [Table 13](#page-40-1).

Table 13. Preamble Detection Tolerance (PREAMBLE_ MATCH, Address 0x11B)

Table 14. ADF7023 Packet Structure Description[1](#page-107-2)

¹ Yes indicates that the packet format option is supported; X indicates that the packet format option is not supported.

If PREAMBLE_MATCH is set to 0x0C, the ADF7023 must receive 12 consecutive 01 pairs (three bytes) to confirm that valid preamble has been detected. The user can select the option to automatically lock the AFC and/or AGC once the qualified preamble is detected. The AFC lock on preamble detection can be enabled by setting AFC_LOCK_MODE = 3 in the RADIO_CFG_10 register (Address 0x116:). The AGC lock on preamble detection can be enabled by setting AGC_LOCK_ MODE = 3 in the RADIO_CFG_7 register (Address 0x113).

After the preamble is detected and the end of preamble has been reached, the communications processor searches for the sync word. The search for the sync word lasts for a duration equal to the sum of the number of programmed sync word bits, plus the preamble matching tolerance (in bits) plus 16 bits. If the sync word routine is detected during this duration, the communications processor loads the received payload to packet RAM and computes the CRC (if enabled). If the sync word routine is not detected during this duration, the communications processor continues searching for the preamble.

Preamble detection can be disabled by setting the PREAMBLE_ MATCH register to 0x00. To enable an interrupt upon preamble detection, the user must set INTERRUPT_PREAMBLE_DETECT $=1$ in the INTERRUPT_MASK_0 register (Address 0x100).

SYNC WORD

Sync word is the synchronization word used by the receiver for byte level synchronization, while also providing an optional interrupt on detection. It is automatically added to the packet by the communications processor in transmit mode and removed during reception of a packet.

The value of the sync word is set in the SYNC_BYTE_0, SYNC_BYTE_1, and SYNC_BYTE_2 registers (Address 0x121, Address 0x122, and Address 0x123, respectively)*.* The sync word is transmitted most significant bit first starting with SYNC_BYTE_0*.* The sync word matching length at the receiver is set using SYNC_WORD_LENGTH in the SYNC_CONTROL register (Address 0x120) and can be one bit to 24 bits long; the transmitted sync word is a multiple of eight bits. Therefore, for nonbyte length sync words, the transmitted sync pattern should be appended with the preamble pattern as described in [Figure 76](#page-41-0) and [Table 16](#page-42-0).

In receive mode, the ADF7023 can provide an interrupt on reception of the sync word sequence programmed in the SYNC_BYTE_0, SYNC_BYTE_1, and SYNC_BYTE_2 registers. This feature can be used to alert the host processor that a qualified sync word has been received. An error tolerance parameter can also be programmed that accepts a valid match when up to three bits of the sync word sequence are incorrect. The error tolerance value is set using the SYNC_ERROR_TOL setting in the SYNC_CONTROL register (Address 0x120), as described in [Table 15](#page-41-1).

Table 15. Sync Word Detection Tolerance (SYNC_ERROR_ TOL, Address 0x120)

08291-068

 -068 8291-

Figure 76. Transmit Sync Word Configuration

Table 16. Sync Word Programming Examples

Required Sync Word (Binary, First Bit Being First in Time)	SYNC WORD LENGTH Bits in SYNC CONTROL REGISTER (0x120)	SYNC BYTE 0'	SYNC BYTE \Box ¹	SYNC BYTE 2	Transmitted Sync Word (Binary, First Bit Being First in Time)	Receiver Sync Word Match Length (Bits)
000100100011010001010110	24	0x12	0x34	0x56	0001_0010_0011_0100_0101_0110	24
111010011100101000100	21	0x5D	0x39	0x44	0101 1101 0011 1001 0100 0100	21
0001001000110100	16	0xXX	0x12	0x34	0001 0010 0011 0100	16
011100001110	12	0xXX	0x57	0x0E	0101 0111 0000 1110	12
00010010	8	0xXX	0xXX	0x12	0001 0010	8
011100	6	0xXX	0xXX	0x5C	0101 1100	6

 $1 X =$ don't care.

Choice of Sync Word

The sync word should be chosen to have low correlation with the preamble and have good autocorrelation properties. When the AFC is set to lock on detection of sync word (AFC_LOCK_ $MODE = 3$ and PREAMBLE_MATCH = 0), the sync word should be chosen to be dc free, and it should have a run length limit not greater than four bits.

PAYLOAD

The host processor writes the transmit data payload to the packet RAM. The location of the transmit data in the packet RAM is defined by the TX_BASE_ADR value register (Address 0x124). The TX_BASE_ADR value is the location of the first byte of the transmit payload data in the packet RAM. On reception of a valid sync word, the communications processor automatically loads the receive payload to the packet RAM. The RX_BASE_ADR register value (Address 0x125) sets the location in the packet RAM of the first byte of the received payload. For more details on packet RAM memory, see the [ADF7023](#page-51-0) [Memory Map](#page-51-0) section.

Byte Orientation

The over-the-air arrangement of each transmitted packet RAM byte can be set to MSB first or LSB first using the DATA_BYTE setting in the PACKET_LENGTH_CONTROL register (Address 0x126). The same orientation setting should be used on the transmit and receive sides of the RF link.

Packet Length Modes

The ADF7023 can be used in both fixed and variable length packet systems. Fixed or variable length packet mode is set using the PACKET_LEN variable setting in the PACKET_ LENGTH_CONTROL register (Address 0x126).

For a fixed packet length system, the length of the transmit and received payload is set by the PACKET_LENGTH_MAX register (Address 0x127). The payload length is defined as the number of bytes from the end of the sync word to the start of the CRC.

In variable packet length mode, the communications processor extracts the length field from the received payload data. In

transmit mode, the length field must be the first byte in the transmit payload.

The communications processor calculates the actual received payload length as

RxPayload Length = *Length* + *LENGTH_OFFSET* − 4

where:

Length is the length field (the first byte in the received payload). *LENGTH_OFFSET* is a programmable offset (set in the PACKET_LENGTH_CONTROL register (Address 0x126).

The LENGTH_OFFSET value allows compatibility with systems where the length field in the proprietary packet may also include the length of the CRC and/or the sync word. The ADF7023 defines the payload length as the number of bytes from the end of the sync word to the start of the CRC. In variable packet length mode, the PACKET_LENGTH_MAX value defines the maximum packet length that can be received, as described in [Figure 77](#page-42-2).

Figure 77. Payload Length in Fixed and Variable Length Packet Modes

Addressing

The ADF7023 provides a very flexible address matching scheme, allowing matching of a single address, multiple addresses, and broadcast addresses. The address information can be included at any section of the transmit payload. The location of the starting byte of the address data in the received payload is set in the ADDRESS_MATCH_OFFSET register (Address 0x129), as illustrated in [Figure 78.](#page-43-0) The number of bytes in the first address field is set in the ADDRESS_LENGTH register (Address 0x12A). These settings allow the communications processor to extract the address information from the received packet.

The address data is then compared against a list of known addresses that are stored in BBRAM (Address 0x12A to Address

0x13D). Each stored address byte has an associated mask byte, thereby allowing matching of partial sections of the address bytes, which is useful for checking broadcast addresses or a family of addresses that have a unique identifier in the address sequence. The format and placement of the address information in the payload data should match the address check settings at the receiver to ensure exact address detection and qualification. [Table 17](#page-43-1) shows the register locations in the BBRAM that are used for setup of the address checking. When Register 0x12A (number of bytes in the first address field) is set to 0x00, address checking is disabled.

Figure 78. Address Match Offset

¹ N_{ADR_1} = the number of bytes in the first address field; N_{ADR_2} = the number of bytes in the second address field.

The host processor should set the INTERRUPT_ADDRESS_ MATCH bit in the INTERRUPT_SOURCE_0 register (Address 0x336) if an interrupt is required on the IRG_GP3 pin. Additional information on interrupts is contained in the [Interrupt Generation](#page-49-0) section.

Example Address Check

Consider a system with 32-bit address lengths, in which the first byte is located in the 10th byte of the received payload data. The system also uses broadcast addresses in which the first byte is always 0xAA. To match the exact address, 0xABCDEF01 or any broadcast address in the form 0xAAXXXXXX, the ADF7023 must be configured as shown in [Table 18](#page-43-2).

CRC

An optional CRC-16 can be appended to the packet by setting CRC_EN =1 in the PACKET_LENGTH_CONTROL register (Address 0x126). In receive mode, this bit enables CRC detection on the received packet. A default polynomial is used if PROG_CRC_EN = 0 in the SYMBOL_MODE register (Address 0x11C). The default CRC polynomial is

 $g(x) = x^{16} + x^{12} + x^5 + 1$

Any other 16-bit polynomial can be used if PROG_CRC_EN = 1, and the polynomial is set in CRC_POLY_0 and CRC_POLY_1 (Address 0x11E and Address 0x11F, respectively). The setup of the CRC is described in [Table 19](#page-44-0).

Table 19.CRC Setup

 $¹ X = don't care.$ </sup>

To convert a user-defined polynomial to the 2-byte value, the polynomial should be written in binary format. The x^{16} coefficient is assumed equal to 1 and is, therefore, discarded. The remaining 16 bits then make up CRC_POLY_0 (most significant byte) and CRC_POLY_1 (least significant byte). Two examples of setting common 16-bit CRCs are shown in [Table 20](#page-44-1)*.*

Table 20. Example: Programming of CRC_POLY_0 and CRC_POLY_1

To enable CRC detection on the receiver, with the default CRC or user-defined 16-bit CRC, CRC_EN in the PACKET_ LENGTH_CONTROL register (Address 0x126) should be set to 1. An interrupt can be generated on reception of a CRC verified packet (see the [Interrupt Generation](#page-49-0) section).

Register Description POSTAMBLE

The communications processor automatically appends two bytes of postamble to the end of the transmitted packet. Each byte of the postamble is 0x55. The first byte is transmitted immediately after the CRC. The PA ramp-down begins immediately after the first postamble byte. The second byte is transmitted while the PA is ramping down.

On the receiver, if the received packet is valid, the RSSI is automatically measured during the first postamble byte, and the result is stored in the RSSI_READBACK register (Address 0x312). The RSSI is measured by the communications processor 17 μs after the last CRC bit.

TRANSMIT PACKET TIMING

The PA ramp timing in relation to the transmit packet data is described in [Figure 79](#page-44-2). After the CMD_PHY_TX command is issued, a VCO calibration is carried out, followed by a delay for synthesizer settling. The PA ramp follows the synthesizer settling. After the PA is ramped up to the programmed rate, there is 1-byte delay before the start of modulation (preamble). At the beginning of the second byte of postamble, the PA ramps down. The communications processor then transitions to the PHY_ON state or the PHY_RX state (if the TX_AUTO_TURN_ AROUND bit is enabled or the CMD_PHY_RX command is issued).

Figure 79. Transmit Packet Timing

DATA WHITENING

Data whitening can be employed to avoid long runs of 1s or 0s in the transmitted data stream. This ensures sufficient bit transitions in the packet, which aids in receiver clock and data recovery because the encoding breaks up long runs of 1s or 0s in the transmit packet. The data, excluding the preamble and sync word, is automatically whitened before transmission by XOR'ing the data with an 8-bit pseudorandom sequence. At the receiver, the data is XOR'ed with the same pseudorandom sequence, thereby reversing the whitening. The linear feedback shift register polynomial used is $x^7 + x^1 + 1$. Data whitening and dewhitening are enabled by setting DATA_WHITENING = 1 in the SYMBOL_MODE register (Address 0x11C).

MANCHESTER ENCODING

Manchester encoding can be used to ensure a dc-free (zero mean) transmission. The encoded over-the-air bit rate (chip rate) is double the rate set by the DATA_RATE variable (Address 0x10C and Address 0x10D). A Binary 0 is mapped to 10, and a Binary 1 is mapped to 01. Manchester encoding and decoding are applied to the payload data and the CRC. It is recommended to use Manchester encoding for OOK modulation. Manchester encoding and decoding are enabled by setting MANCHESTER_ENC = 1 in the SYMBOL_MODE register (Address 0x11C).

8B/10B ENCODING

8b/10b encoding is a byte-orientated encoding scheme that maps an 8-bit byte to a 10-bit data block. It ensures that the maximum number of consecutive 1s or 0s (that is, run length) in any 10-bit transmitted symbol is five. The advantage of this encoding scheme is that dc balancing is employed without the efficiency loss of Manchester encoding. The rate loss for 8b/10b encoding is 0.8, whereas for Manchester encoding, it is 0.5. Encoding and decoding are applied to the payload data and the CRC. The 8b/10b encoding and decoding are enabled by setting EIGHT_TEN_ENC =1 in the SYMBOL_MODE register (Address 0x11C).

SPORT MODE

It is possible to bypass all of the packet management features of the ADF7023 and use the sport interface for transmit and receive data. The sport interface is a high speed synchronous serial interface allowing direct interfacing to processors and DSPs. Sport mode is enabled using the DATA_MODE setting in the PACKET_LENGTH_CONTROL register (Address 0x126), as described in [Table 21](#page-46-0). The sport mode interface is on the GPIO pins (GP0, GP1, GP2, GP4, and XOSC32KP_GP5_ATB1). These GPIO pins can be configured using the GPIO_CONFIGURE setting (Address 0x3FA), as described in [Table 22](#page-47-0).

Sport mode provides a receive interrupt source on GP4. This interrupt source can be configured to provide an interrupt, or strobe signal, on either preamble detection or sync word detection. The type of interrupt is configured using the GPIO_CONFIGURE setting.

PACKET STRUCTURE IN SPORT MODE

In sport mode, the host processor has full control over the packet structure. However, the preamble frame is still required to allow sufficient bits for receiver settling (AGC, AFC, and CDR). In sport mode, sync word detection is not mandatory in the ADF7023 but can be enabled to provide byte level synchronization for the host processor via the sync word detect interrupt or strobe on GP4. The general format of a sport mode packet is shown in [Figure 80](#page-46-1).

Figure 80. General Sport Mode Packet

SPORT MODE IN TRANSMIT

[Figure 81](#page-47-1) illustrates the operation of the sport interface in transmit. Once in the PHY_TX state with sport mode enabled, the data input of the transmitter is fully controlled by the sport interface (Pin GP1). The transmit clock appears on the GP2 pin. The transmit data from the host processor should be synchronized with this clock. The FW_STATE variable in the status word or the CMD_FINISHED interrupt can be used to indicate when the ADF7023 has reached the PHY_TX state and, therefore, is ready to begin transmitting data. The ADF7023 keeps transmitting the serial data presented at the GP1 input until the host processor issues a command to exit the PHY_TX state.

SPORT MODE IN RECEIVE

The sport interface supports the receive operation with a number of modes to suit particular signaling requirements. The receive data appears on the GP0 pin, whereas the receive synchronized clock appears on the GP2 pin. The GP4 pin provides an interrupt or strobe signal on either preamble or sync word detection, as described in [Table 21](#page-46-0) and [Table 22](#page-47-0). Once enabled, the interrupt signal and strobe signals remain operational while in the PHY_RX state. The strobe signal gives a single high pulse of 1-bit duration every eight bits. The strobe signal is most useful when used with sync word detection because it is synchronized to the sync word and strobes the first bit in every byte.

TRANSMIT BIT LATENCIES IN SPORT MODE

The transmit bit latency is the time from the sampling of a bit by the transmit data clock on GP2 to when that bit appears at the RF output. There is no transmit bit latency when using 2FSK/MSK modulation. The latency when using GFSK/GMSK modulation is two bits. It is important that the host processor keep the ADF7023 in the PHY_TX state for two bit periods after the last data bit is sampled by the data clock to account for this latency when using GMSK/GFSK modulation.

Table 21. SPORT Mode Setup

Table 22. GPIO Functionality in Sport Mode

INTERRUPT GENERATION

The ADF7023 uses a highly flexible, powerful interrupt system with support for MAC level interrupts and PHY level interrupts. To enable an interrupt source, the corresponding mask bit must be set. When an enabled interrupt occurs, the IRQ_GP3 pin goes high, and the interrupt bit of the status word is set to Logic 1. The host processor can use either the IRQ_GP3 pin or the status word to check for an interrupt. After an interrupt is asserted, the ADF7023 continues operations unaffected, unless it is directed to do otherwise by the host processor. An outline of the interrupt source and mask system is shown in [Table 23](#page-49-1).

MAC interrupts can be enabled by writing a Logic 1 to the relevant bits of the INTERRUPT_MASK_0 register (Address 0x100) and PHY level interrupts by writing a Logic 1 to the relevant bits of the INTERRUPT_MASK_1 register (Address 0x101). The structure of these memory locations is described in [Table 23](#page-49-1).

In the case of an interrupt condition, the interrupt source can be determined by reading the INTERRUPT_SOURCE_0 register (Address 0x336) and the INTERRUPT_SOURCE_1 register (Address 0x337). The bit that corresponds to the

relevant interrupt condition is high. The structure of these two registers is shown in [Table 24](#page-50-0).

Following an interrupt condition, the host processor should clear the relevant interrupt flag so that further interrupts assert the IRQ_GP3 pin. This is performed by writing a Logic 1 to the bit that is high in either the INTERRUPT_SOURCE_0 or INTERRUPT_SOURCE_1 register. If multiple bits in the interrupt source registers are high, they can be cleared individually or altogether by writing Logic 1 to them. The IRQ_GP3 pin goes low when all the interrupt source bits are cleared.

As an example, take the case where a battery alarm (in the INTERRUPT_SOURCE_1 register) interrupt occurs. The host processor should

- 1. Read the interrupt source registers. In this example, if none of the interrupt flags in INTERRUPT_SOURCE_0 is enabled, only INTERRUPT_SOURCE_1 must be read.
- 2. Clear the interrupt by writing 0x80 (or 0xFF) to INTERRUPT_SOURCE_1.
- 3. Respond to the interrupt condition.

Table 23. Structure of the Interrupt Mask Registers

Table 24. Structure of the Interrupt Source Registers

INTERRUPTS IN SPORT MODE

In sport mode, the interrupts from INTERRUPT_SOURCE_1 are all available. However, only INTERRUPT_PREAMBLE_ DETECT and INTERRUPT_SYNC_DETECT are available from INTERRUPT_SOURCE_0. A second interrupt pin is

provided on GP4, which gives a dedicated sport mode interrupt on either preamble or sync word detection. For more details, see the [Sport Mode](#page-46-2) section.

ADF7023 MEMORY MAP

Figure 85. ADF7023 Memory Map

This section describes the various memory locations used by the ADF7023. The radio control, packet management, and smart wake mode capabilities of the part are realized through the use of an integrated RISC processor, which executes instructions stored in the embedded program ROM. There is also a local RAM, subdivided into three sections, that is used as a data packet buffer, both for transmitted and received data (packet RAM), and for storing the radio and packet management configuration (BBRAM and MCR). The RAM addresses of these memory banks are 11 bits long.

BBRAM

The battery backup RAM (BBRAM) contains the main radio and packet management registers used to configure the radio. On application of battery power to the ADF7023 for the first time, the entire BBRAM should be initialized by the host processor with the appropriate settings. After the BBRAM has been written to, the CMD_CONFIG_DEV command should be issued to update the radio and communications processor with the current BBRAM settings. The CMD_CONFIG_DEV command can be issued in the PHY_OFF state or the PHY_ON state only.

The BBRAM is used to maintain settings needed at wake-up from sleep mode by the wake-up controller. Upon wake-up from sleep, in smart wake mode, the BBRAM contents are read by the on-chip processor to recover the packet management and radio parameters.

MODEM CONFIGURATION RAM (MCR)

The 256-byte modem configuration RAM (MCR) contains the various registers used for direct control or observation of the physical layer radio blocks of the ADF7023. The contents of the MCR are not retained in the PHY_SLEEP state.

PROGRAM ROM

The program ROM consists of 4 kB of nonvolatile memory. It contains the firmware code for radio control, packet management, and smart wake mode.

PROGRAM RAM

The program RAM consists of 2 kB of volatile memory. This memory space is used for software modules, such as AES encryption, IR calibration, and Reed Solomon coding, which are available from Analog Devices. The software modules are downloaded to the program RAM memory space over the SPI by the host processor. See the [Downloadable Firmware Modules](#page-66-0) section for details on loading a firmware module to program RAM.

PACKET RAM

The packet RAM consists of 256 bytes of memory space. The first 16 bytes of this memory space are allocated for use by the on-chip processor. The remaining 240 bytes of this memory space are allocated for storage of data from valid received packets and packet data to be transmitted. The communications processor stores received payload data at the memory location indicated by the value of the RX_BASE_ADR register (Address 0x125), the receive address pointer. The value of the

TX_BASE_ADR register (Address 0x124), the transmit address pointer, determines the start address of data to be transmitted by the communications processor. This memory can be arbitrarily assigned to store single or multiple transmit or receive packets, with and without overlap. The RX_BASE_ADR value should be chosen to ensure that there is enough allocated packet RAM space for the maximum receiver payload length.

Figure 86. Example Packet RAM Configurations Using the Tx Packet and Rx Packet Address Pointers

SPI INTERFACE **GENERAL CHARACTERISTICS**

The ADF7023 is equipped with a 4-wire SPI interface, using the SCLK, MISO, MOSI, and $\overline{\text{CS}}$ pins. The ADF7023 always acts as aslave to the host processor. Figure 87 shows an example connection diagram between the processor and the ADF7023. The diagram also shows the direction of the signal flow for each pin. The SPI interface is active, and the MISO outputs enabled, only while the CS input is low. The interface uses a word length of eight bits, which is compatible with the SPI hardware of most processors. The data transfer through the SPI interface occurs with the most significant bit first. The MOSI input is sampled at the rising edge of SCLK. As commands or data are shifted in from the MOSI input at the SCLK rising edge, the status word or data is shifted out at the MISO pin synchronous with the SCLK clock falling edge. If \overline{CS} is brought low, the most significant bit of the status word appears on the MISO output without the need for a rising clock edge on the SCLK input.

COMMAND ACCESS

The ADF7023 is controlled through commands. Command words are single octet instructions that control the state transitions of the communications processor and access to the registers and packet RAM. The complete list of valid commands is given in the [Command Reference](#page-82-0) section. Commands that have a CMD prefix are handled by the communications processor. Memory access commands have an SPI prefix and are handled by an independent controller. Thus, SPI commands can be issued independent of the state of the communications processor.

A command is initiated by bringing \overline{CS} low and shifting in the commandword over the SPI, as shown in Figure 88. All commands are executed after CS goes high again or at the next positive edge of the SCLK input. The latter condition occurs in the case of a memory access command, in which case the command is executed on the positive SCLK clock edge corresponding to the most significant bit of the first parameter word. The CS input must be brought high again after a command has been shifted into the ADF7023 to enable the recognition of successive command words. This is because a single command can be issued only during a CS low period (with the exception of a double NOP command).

STATUS WORD

The status word of the ADF7023 is automatically returned over the MISO each time a byte is transferred over the MOSI. Shifting in double SPI_NOP commands (see [Table 27](#page-56-0)) causes the status word to be shifted out as shown in [Figure 89.](#page-53-2) The meaning of the various bit fields is illustrated in [Table 25](#page-54-0). The FW_STATE variable can be used to read the current state of the communications processor and is described in [Table 26](#page-54-1). If it is busy performing an action or state transition, FW_STATE is busy. The FW_STATE variable also indicates the current state of the radio.

The SPI_READY variable is used to indicate when the SPI is ready for access. The CMD_READY variable is used to indicate when the communications processor is ready to accept a new command. The status word should be polled and the CMD_ READY bit examined before issuing a command to ensure that the communications processor is ready to accept a new command. It is not necessary to check the CMD_READY bit before issuing a SPI memory access command. It is possible to queue one command while the communications processor is busy. This is discussed in the [Command Queuing](#page-54-2) section.

The ADF7023 interrupt handler can be also be configured to generate an interrupt signal on IRQ_GP3 when the communications processor is ready to accept a new command (CMD_ READY in the INTERRUPT_SOURCE_1 register (Address 0x337)) or when it has finished processing a command (CMD_FINISHED in the INTERRUPT_SOURCE_1 register (Address 0x337)).

Table 25. Status Word

Table 26. FW_STATE Description

COMMAND QUEUING

The CMD_READY status bit is used to indicate that the command queue used by the communications processor is empty. The queue is one command deep. The FW_STATE bit is used to indicate the state of the communications processor. The operation of the status word and these bits is illustrated in [Figure 90](#page-54-3) when a CMD_PHY_ON command is issued in the PHY_OFF state.

Operation of the status word when a command is being queued is illustrated in [Figure 91](#page-55-0) when a CMD_PHY_ON command is issued in the PHY_OFF state followed quickly by a CMD_ PHY_RX command. The CMD_PHY_RX command is issued while FW_STATE is busy (that is, transitioning between the PHY_OFF and PHY_ON states) but the CMD_READY bit is high, indicating that the command queue is empty. After the CMD_PHY_RX command is issued, the CMD_READY bit transitions to a logic low, indicating that the command queue is full. After the PHY_OFF to PHY_ON transition is finished, the PHY_RX command is processed immediately by the communications processor, and the CMD_READY bit goes high, indicating that the command queue is empty and another command can be issued.

Figure 90. Operation of the CMD_READY and FW_STATE Bits in Transitioning the ADF7023 from the PHY_OFF State to the PHY_ON State

Figure 91. Command Queuing and Operation of the CMD_READY and FW_STATE Bits in Transitioning the ADF7023 from the PHY_OFF State to the PHY_ON State and Then to the PHY_RX State

MEMORY ACCESS

Memory locations are accessed by invoking the relevant SPI command. An 11-bit address is used to identify registers or locations in the memory space. The most significant three bits of the address are incorporated into the SPI command by appending them as the LSBs of the command word. [Figure 92](#page-56-1) illustrates command, address, and data partitioning. The various SPI memory access commands are different, depending on the memory location being accessed (see [Table 27](#page-56-0)).

An SPI command should be issued only if the SPI_READY bit in the INTERRUPT_SOURCE_1 register (Address 0x337) of the status word bit is high. The ADF7023 interrupt handler can be also be configured to generate an interrupt signal on IRQ_GP3 when the SPI_READY bit is high.

An SPI command should not be issued while the communications processor is initializing (FW_STATE = $0x0F$). SPI commands can be issued in any other communications processor state, including the busy state (FW_STATE = $0x00$). This allows the ADF7023 memory to be accessed while the radio is transitioning between states.

Block Write

MCR, BBRAM, and packet RAM memory locations can be written to in block format using the SPI_MEM_WR command. The SPI_MEM_WR command code is 00011xxxb, where xxxb represent Bits[10:8] of the first 11-bit address. If more than one data byte is written, the write address is automatically incremented for every byte sent until $\overline{\text{CS}}$ is set high, which terminates the memory access command (see Figure 93 for more details). The maximum block write for the MCR, packet RAM, and BBRAM memories is 256 bytes, 256 bytes, and 64 bytes, respectively. These maximum block-write lengths should not be exceeded.

Example

Write 0x00 to the ADC_CONFIG_HIGH register (Address 0x35A).

- The first five bits of the SPI_MEM_WR command are 00011.
- The 11-bit address of ADC_CONFIG_HIGH is 01101011010.
- The first byte sent is 00011011 or 0x1B.
- The second byte sent is 01011010 or 0x5A.
- The third byte sent is 0x00.

Thus, 0x1B, 0x5A, 0x00 is written to the part.

Table 27. Summary of SPI Memory Access Commands

Random Address Write

MCR, BBRAM, and packet RAM memory locations can be written to in a nonsequential manner using the SPI_MEMR_WR command. The SPI_MEMR_WR command code is 00001xxxb, where xxxb represent Bits[10:8] of the 11-bit address. The lower eight bits of the address should follow this command and then the data byte to be written to the address. The lower eight bits of the next address are entered, followed by the data for that address until all required addresses within that block are written, as shown in [Figure 94](#page-57-1).

Program RAM Write

The program RAM can be written to only by using the memory block write, as illustrated in [Figure 93](#page-57-0). SPI_MEM_WR should be set to 0x1E. See the [Downloadable Firmware Modules](#page-66-0) section for details on loading a firmware module to program RAM.

Block Read

MCR, BBRAM, and packet RAM memory locations can be read from in block format using the SPI_MEM_RD command. The SPI_MEM_RD command code is 00111xxxb, where xxxb represent Bits[10:8] of the first 11-bit address. This command is followed by the remaining eight bits of the address to be read and then two SPI_NOP commands (dummy byte). The first byte available after writing the address should be ignored, with

the second byte constituting valid data. If more than one data byte is to be read, the write address is automatically incremented for subsequent SPI_NOP commands sent. See [Figure 95](#page-57-2) for more details.

Random Address Read

MCR, BBRAM, and packet RAM memory locations can be read from memory in a nonsequential manner using the SPI_MEMR_RD command. The SPI_MEMR_RD command code is 00101xxxb, where xxxb represent Bits[10:8] of the 11-bit address. This command is followed by the remaining eight bits of the address to be written. Each subsequent address byte is then written. The last address byte to be written should be followed by two SPI_NOP commands, as shown in [Figure 96](#page-57-3). The data bytes from memory, starting at the first address location, are available after the second status byte.

Example

Read the value stored in the ADC_CONFIG_HIGH register.

- The first five bits of the SPI_MEM_RD command are 00111.
- The 11-bit address of ADC_CONFIG_HIGH is 01101011010.
- The first byte sent is 00111011 or 0x3B.
- The second byte sent is 01011010 or 0x5A.

- The third byte sent is 0xFF (SPI_NOP).
- The fourth byte sent is 0xFF.

The value shifted out on the MISO line while the fourth byte is sent is the value stored in the ADC_CONFIG_HIGH register.

Thus, 0x3B5AFFFF is written to the part.

LOW POWER MODES

The ADF7023 can be configured to operate in a broad range of energy sensitive applications where battery lifetime is critical. This includes support for applications where the ADF7023 is required to operate in a fully autonomous mode or applications where the host processor controls the transceiver during low power mode operation. These low power modes are implemented using a hardware wake-up controller (WUC), a firmware timer, and the smart wake mode functionality of the on-chip communications processor. The hardware WUC is a low power wake-up controller (WUC) that comprises a 16-bit wake-up timer with a programmable prescaler. The 32.768 kHz RCOSC or XOSC provides the clock source for the timer.

The firmware timer is a software timer residing on the ADF7023. The firmware timer is used to count the number of WUC timeouts and so can be used to count the number of ADF7023

Table 28. Settings for Low Power Modes

wake-ups. The WUC and the firmware timer, therefore, provide a real-time clock capability.

Using the low power WUC and the firmware timer, the SWM firmware allows the ADF7023 to wake up autonomously from sleep without intervention from the host processor. During this wake-up period, the ADF7023 is controlled by the communications processor. This functionality allows carrier sense, packet sniffing, and packet reception while the host processor is in sleep, thereby dramatically reducing overall system current consumption. The smart wake mode can then wake the host processor on an interrupt condition. An overview of the low power mode configuration is shown in [Figure 97](#page-60-0), and the register settings that are used for the various low power modes are described in [Table 28](#page-58-0).

1 It is necessary to write to the 0x30C and 0x30D registers in the following order: WUC_CONFIG_HIGH (Address 0x30C), directly followed by writing to WUC_CONFIG_LOW

(Address 0x30D). 2 It is necessary to write to the 0x30E and 0x30F registers in the following order: WUC_VALUE_HIGH(Address 0x30E), directly followed by writing to WUC_VALUE_LOW (Address 0x30F).

Figure 97. Low Power Mode Operation

EXAMPLE LOW POWER MODES

Deep Sleep Mode 2

Deep Sleep Mode 2 is suitable for applications where the host processor controls the low power mode timing and the lowest possible ADF7023 sleep current is required.

In this low power mode, the ADF7023 is in the PHY_SLEEP state. The BBRAM contents are not retained. This low power mode is entered by issuing the CMD_HW_RESET command from any radio state. To wake the part from the PHY_SLEEP state, the \overline{CS} pin should be set low. The initialization routine after a CMD_HW_RESET command should be followed as detailed in the [Radio Control](#page-32-0) section.

Deep Sleep Mode 1

Deep Sleep Mode 1 is suitable for applications where the host processor controls the low power mode timing and the ADF7023 configuration is retained during the PHY_SLEEP state.

In this low power mode, the ADF7023 is in the PHY_SLEEP state with the BBRAM contents retained. Before entering the PHY_SLEEP state, WUC_BBRAM_EN (Address 0x30D) should be set to 1 to ensure that the BBRAM is retained. This low power mode is entered by issuing the CMD_PHY_SLEEP command from either the PHY_OFF or PHY_ON state. To exit the PHY_SLEEP state, the \overline{CS} pin can be set low. The \overline{CS} low initialization routine should then be followed, as detailed in the [Radio Control](#page-32-0) section.

WUC Mode

In this low power mode, the hardware WUC is used to wake the ADF7023 from the PHY_SLEEP state after a user-defined duration. At the end of this duration, the ADF7023 can provide an interrupt to the host processor. While the ADF7023 is in the PHY_SLEEP state, the host processor can optionally be in a deep sleep state to save power.

Before issuing the CMD_PHY_SLEEP command, the host processor should configure the WUC and set the firmware timer threshold to zero (NUMBER_OF_WAKEUPS_ IRQ_THRESHOLD = 0, Address 0x104 and Address 0x105). The WUC_BBRAM_EN (Address 0x30D) should be set to 1 to ensure that the BBRAM is retained. On issuing the CMD_PHY_ SLEEP command, the device goes to sleep for a period until the hardware timer times out. At this point, the device wakes up, and, if WUC_TIMEOUT or INTERRUPT_NUM_WAKEUPS interrupts are enabled (Address 0x100), the device asserts the IRQ_GP3 pin.

The operation of this low power mode is illustrated in [Figure 98](#page-63-0).

WUC Mode with Firmware Timer

In this low power mode, the WUC is used to periodically wake the ADF7023 from the PHY_SLEEP state, and the firmware timer is used to count the number of WUC timeouts. The combination of the WUC and the firmware timer provides a real-time clock (RTC) capability.

The host processor should set up the WUC and the firmware timer before entering the PHY_SLEEP state. The WUC_ BBRAM_EN (Address 0x30D) should be set to 1 to ensure that the BBRAM is retained. The WUC can be configured to time out at some standard time interval (for example, 1 sec, 60 sec). On issuing the CMD_PHY_SLEEP command, the device enters the PHY_SLEEP state for a period until the hardware timer times out. At this point, the device wakes up, increments the 16-bit firmware timer (NUMBER_OF_WAKEUPS, Address 0x102 and Address 0x103) and, if WUC_TIMEOUT is enabled (Address 0x101), the device asserts the IRQ_GP3 pin. If the16-bit firmware count is less than or equal to the user set threshold (NUMBER_OF_WAKEUPS_IRQ_THRESHOLD, Address 0x104 and Address 0x105), the device returns to the PHY_SLEEP state. With this method, the firmware count (NUMBER_OF_WAKEUPS) equates to a real time interval.

When the firmware count exceeds the user-set threshold (NUMBER_OF_WAKEUPS_IRQ_THRESHOLD), the ADF7023 asserts the IRQ_GP3 pin, if the INTERRUPT_NUM_ WAKEUPS bit (Address 0x100) is set, and enters the PHY_OFF state. The operation of this low power mode is illustrated in [Figure 99](#page-63-1).

Smart Wake Mode (Carrier Sense Only)

In this low power mode, the WUC, firmware timer, and smart wake mode are used to implement periodic RSSI measurements on a particular channel (that is, carrier sense). To enable this mode, the WUC and firmware timer should be configured before entering the PHY_SLEEP state. The WUC_BBRAM_EN (Address 0x30D) should be set to 1 to ensure that the BBRAM is retained. The RSSI measurement is enabled by setting $SWM_RSSI_QUAL = 1$ and $SWM_EN = 1$ (Address 0x11A). INTERRUPT_SWM_RSSI_DET (Address 0x100) should also be enabled. If the measured RSSI value is below the user-defined threshold set in the SWM_RSSI_THRESH register (Address 0x108), the device returns to the PHY_SLEEP state. If the RSSI measurement is greater than the SWM_RSSI_THRESH value, the device sets the INTERRUPT_SWM_RSSI_DET interrupt to alert the host processor and waits in the PHY_ON state for a host command. The operation of this low power mode is illustrated in [Figure 100](#page-63-2).

Smart Wake Mode

In this low power mode the WUC, firmware timer, and smart wake mode are employed to periodically listen for packets. To enable this mode, the WUC and firmware timer should be configured and smart wake mode (SWM) enabled (SWM_EN, Address 0x11A) before entering the PHY_SLEEP state. The WUC_BBRAM_EN (Address 0x30D) should be set to 1 to ensure that the BBRAM is retained. RSSI prequalification can be optionally enabled (SWM_RSSI_QUAL = 1, Address 0x11A). When RSSI prequalification is enabled, the ADF7023 begins searching for the preamble only if the RSSI measurement is greater than the user-defined threshold.

The ADF7023 is in the PHY_RX state for a duration determined by the RX_DWELL_TIME setting (Address 0x106). If the ADF7023 detects the preamble during the receive dwell time, it searches for the sync word. If the sync word routine is detected, the ADF7023 loads the received data to packet RAM and checks for a CRC and address match, if enabled. If any of the receive packet interrupts has been set, the ADF7023 returns to the PHY_ON state and waits for a host command.

If the ADF7023 receives preamble detection during the receive dwell time but the remainder of the received packet extends beyond the dwell time, the ADF7023 extends the dwell time

until all of the packet is received or the packet is recognized as invalid (for example, there is an incorrect sync word).

This low power mode terminates when a valid packet interrupt is received. Alternatively, this low power mode can be terminated via a firmware timer timeout. This can be useful if certain radio tasks (for example, IR calibration) or processor tasks must be run periodically while in the low power mode.

The operation of this low power mode is illustrated in [Figure 101.](#page-63-3)

Exiting Low Power Mode

As described in [Figure 97](#page-60-0), the ADF7023 waits for a host command on any of the termination conditions of the low power mode. It is also possible to perform an asynchronous exit from low power mode using the following procedure:

- 1. Bring the CS pin of the SPI low and wait until the MISO output goes high.
- 2. Issue a CMD_HW_RESET command.

The host processor should then follow the initialization procedure after a CMD_HW_RESET command, as described in the [Initialization](#page-34-0) section.

Figure 101. Low Power Mode Timing When Using the WUC, Firmware Timer, and SWM

WUC SETUP

Circuit Description

The ADF7023 features a low power wake-up controller comprising a 16-bit wake-up timer with a 3-bit programmable prescaler, as illustrated in [Figure 102](#page-64-0). The prescaler clock source can be configured to use either the 32.76 kHz internal RC oscillator (RCOSC) or the 32.76 kHz external oscillator (XOSC). This combination of programmable prescaler and 16-bit down counter gives a total hardware timer range of 30.52 μs to 36.4 hours.

Configuration and Operation

The hardware WUC is configured via the following registers:

- WUC_CONFIG_HIGH (Address 0x30C)
- WUC_CONFIG_LOW (Address 0x30D)
- WUC_VALUE_HIGH (Address 0x30E)
- WUC_VALUE_LOW (Address 0x30F)

The relevant fields of each register are detailed in [Table 29](#page-65-0). All four of these registers are write only.

The WUC should be configured as follows:

- 1. Clear all interrupts.
- 2. Set required interrupts.
- 3. Write to WUC_CONFIG_HIGH and WUC_CONFIG_ LOW. Ensure that WUC_ARM =1. Ensure that WUC_ CONFIG_BBRAM_EN =1 (retain BBRAM during PHY_SLEEP). It is necessary to write to both registers together in the following order: WUC_CONFIG_HIGH directly followed by writing to WUC_CONFIG_LOW.
- 4. Write to WUC_VALUE_HIGH and WUC_VALUE_LOW. This configures the WUC_TIMER_VALUE[15:0] and, thus, the WUC timeout period. The timer begins counting from the configured value after these registers have been written to. It is necessary to write to both registers together in the following order: WUC_TIIMER_VALUE_HIGH directly followed by writing to WUC_VALUE_LOW.

Table 29. WUC Register Settings

FIRMWARE TIMER SETUP

The ADF7023 wakes up from the PHY_SLEEP state at the rate set by the WUC. A firmware timer, implemented by the on-chip processor, can be used to count the number of hardware wake-ups and generate an interrupt to the host processor. Thus, the ADF7023 can be used to handle the wake-up timing of the host processor, reducing overall system power consumption.

To set up the firmware timer, the host processor must set a value in the NUMBER_OF_WAKEUPS_IRQ_THRESHOLD [15:0] registers (Address 0x104 and Address 0x105). This 16-bit value represents the number of times the device wakes up before it interrupts the host processor. At each wake-up, the ADF7023 increments the NUMBER_OF_WAKEUPS[15:0] register (Address 0x103). If this value exceeds the value set by the NUMBER_OF_WAKEUPS_IRQ_THRESHOLD[15:0] register, the NUMBER_OF_WAKEUPS[15:0] value is cleared to 0. At this time, if the INTERRUPT_NUM_WAKEUPS bit in the INTERRUPT_MASK_0 register (Address 0x100) is set, the device asserts the IRQ_GP3 pin and enters the PHY_OFF state.

DOWNLOADABLE FIRMWARE MODULES

The program RAM memory of the ADF7023 can be used to store firmware modules for the communications processor that provide the ADF7023 with extra functionality. The binary code for these firmware modules and detail on their functionality are available from Analog Devices. Three modules are briefly described in this section, namely, image rejection calibration, AES encryption and decryption, and Reed Solomon coding.

WRITING A MODULE TO PROGRAM RAM

The sequence to write a firmware module to program RAM is as follows:

- 1. Ensure that the ADF7023 is in PHY_OFF.
- 2. Issue the CMD_RAM_LOAD_INIT command.
- 3. Write the module to program RAM using an SPI memory block write (see the [SPI Interface](#page-53-3) section).
- 4. Issue the CMD_RAM_LOAD_DONE command.
- 5. Issue the CMD_SYNC command.

The firmware module is now stored on program RAM.

IMAGE REJECTION CALIBRATION MODULE

The calibration system initially disables the ADF7023 receiver, and an internal RF source is applied to the RF input at the image frequency. The algorithm then maximizes the receiver image rejection performance by iteratively minimizing the quadrature gain and phase errors in the polyphase filter.

The calibration algorithm takes its initial estimates for quadrature phase correction (Address 0x118) and quadrature gain correction (Address 0x119) from BBRAM. After calibration, new optimum values of phase and gain are loaded back into these locations. These calibration values are maintained in BBRAM during sleep mode and are automatically reapplied from a wake-up event, which keeps the number of calibrations required to a minimum.

Depending on the initial values of quadrature gain and phase correction, the calibration algorithm can take approximately 20 ms to find the optimum image rejection performance. However, the calibration time can be significantly less than this when the seed values used for gain and phase correction are close to optimum.

The image rejection performance is also dependent on temperature. To maintain optimum image rejection performance, a calibration should be activated whenever a temperature change of more than 10°C occurs. The ADF7023 on-chip temperature sensor can be used to determine when the temperature exceeds this limit.

REED SOLOMON CODING MODULE

This coding module uses Reed Solomon block coding to detect and correct errors in the received packet. A transmit message of k bytes in length, is appended with an error checking code

(ECC) of length n − k bytes to give a total message length of n bytes, as shown in [Figure 103.](#page-66-1)

Figure 103. Packet Structure with Appended Reed Solomon Error Check Code (ECC)

The receiver decodes the ECC to detect and correct up to t bytes in error, where $t = (n - k)/2$. The firmware supports correction of up to five bytes in the n byte field. To correct t bytes in error, an ECC length of 2t bytes is required, and the byte errors can be randomly distributed throughout the payload and ECC fields.

Reed Solomon coding exhibits excellent burst error correction capability and is commonly used to improve the robustness of a radio link in the presence of transient interference or due to rapid signal fading conditions that can corrupt sections of the message payload.

Reed Solomon coding is also capable of improving the receiver's sensitivity performance by several dB, where random errors tend to dominate under low SNR conditions and the receiver's packet error rate performance is limited by thermal noise.

The number of consecutive bit errors that can be 100% corrected is ${(t – 1) \times 8 + 1}$. Longer, random bit-error patterns, up to t bytes, can also be corrected if the error patterns start and end at byte boundaries.

The firmware also takes advantage of an on-chip hardware accelerator module to enhance throughput and minimize the latency of the Reed Solomon processing.

AES ENCRYPTION AND DECRYPTION MODULE

The downloadable AES firmware module supports 128-bit block encryption and decryption with key sizes of 128 bits, 192 bits, and 256 bits. Two modes are supported: ECB mode and CBC Mode 1. ECB mode simply encrypts/decrypts on a 128-bit block by block with a single secret key as illustrated in [Figure 104](#page-67-0). CBC Mode 1 encrypts after first adding (Modulo 2), a 128-bit user supplied initialization vector. The resulting cipher text is then used as the initialization vector for the next block and so forth, as illustrated in [Figure 105.](#page-67-1) Decryption provides the inverse functionality. The firmware also takes advantage of an on-chip hardware accelerator module to enhance throughput and minimize the latency of the AES processing.

RADIO BLOCKS **FREQUENCY SYNTHESIZER**

A fully integrated RF frequency synthesizer is used to generate both the transmit signal and the receiver's local oscillator (LO) signal. The architecture of the frequency synthesizer is shown in [Figure 106](#page-68-1).

The receiver uses a fractional-N frequency synthesizer to generate the mixer's LO for down conversion to the intermediate frequency (IF) of 200 kHz or 300 kHz. In transmit mode, a high resolution sigma-delta (Σ - Δ) modulator is used to generate the required frequency deviations at the RF output when FSK data is transmitted. To reduce the occupied FSK bandwidth, the transmitted bit stream can be filtered using a digital Gaussian filter, which is enabled via the RADIO_CFG_9 register (Address 0x115). The Gaussian filter uses a bandwidth time (BT) of 0.5.

The VCO and the PLL loop filter of the ADF7023 are fully integrated. To reduce the effect of pulling of the VCO by the power-up of the PA and to minimize spurious emissions, the VCO operates at twice or four times the RF frequency. The VCO signal is then divided by 2 or 4, giving the required frequency for the transmitter and the required LO frequency for the receiver.

A high speed, fully automatic calibration scheme is used to ensure that the frequency and amplitude characteristic of the VCO are maintained over temperature, supply voltage, and process variations.

The calibration is automatically performed when the CMD_PHY_RX or CMD_PHY_TX command is issued. The calibration duration is 142 μs, and if required, the CALIB-RATION_STATUS register (Address 0x339) can be polled to indicate the completion of the VCO self-calibration. After the VCO is calibrated, the frequency synthesizer settles to within ±5 ppm of the target frequency in 56 μs.

Synthesizer Bandwidth

The synthesizer loop filter is fully integrated on chip and has a programmable bandwidth. The communications processor automatically sets the bandwidth of the synthesizer when the device enters PHY_TX or PHY_RX state. On entering the

PHY_TX state, the communications processor chooses the bandwidth based on the programmed modulation scheme (2FSK, GFSK, or OOK) and the data rate. This ensures optimum modulation quality for each data rate. On entering the PHY_RX state, the communications processor sets a narrow bandwidth to ensure best receiver rejection. In all, there are eight bandwidth configurations. Each synthesizer bandwidth setting is described in [Table 30](#page-68-2).

Table 30. Automatic Synthesizer Bandwidth Selections

Synthesizer Settling

After the VCO calibration, a 56 μs delay is allowed for synthesizer settling. This delay is fixed at 56 μs by default and ensures that the synthesizer has fully settled when using any of the default synthesizer bandwidths.

However, in some cases, it may be necessary to use a custom synthesizer settling delay. To use a custom delay, set the CUSTOM_TRX_SYNTH_LOCK_TIME EN bit to 1 in the MODE_CONTROL register (Address 0x11A). The synthesizer settling delays for the PHY_RX and PHY_TX state transitions can be set independently in RX_SYNTH_LOCK_TIME register (Address 0x13E) and the TX_SYNTH_LOCK_TIME register (Address 0x13F). The settling time can be set in the range 2 μs to 512 μs in steps of 2 μs.

Bypassing VCO Calibration

It is possible to bypass the VCO calibration for ultrafast frequency hopping in transmit or receive. The calibration data for each RF channel should be stored in the host processor memory. The calibration data comprises two values: the VCO band select value and the VCO amplitude level.

Read and Store Calibration Data

- 1. Go to the PHY_TX or PHY_RX state without bypassing the VCO calibration.
- 2. Read the following MCR registers and store the calibrated data in memory on the host processor:
	- a. VCO_BAND_READBACK (Address 0x3DA)
	- b. VCO_AMPL_READBACK (Address 0x3DB)

Bypassing VCO Calibration on CMD_PHY_TX or CMD_PHY_RX

- 1. Ensure that the BBRAM is configured.
- 2. Set VCO_OVRW_EN (Address $0x3CD$) = $0x3$.
- 3. Set VCO_CAL_CFG (Address $0x3D0$) = $0x0F$.
- 4. Set VCO_BAND_OVRW_VAL (Address 0x3CB) = stored VCO_BAND_READBACK (Address 0x3DA) for that channel.
- 5. Set VCO_AMPL_OVRW_VAL (Address 0x3CC)= stored VCO_AMPL_READBACK (Address 0x3DB) for that channel.
- 6. Set SYNTH_CAL_EN = 0 (in the CALIBRATION_ CONTROL register, Address 0x338).
- 7. Set SYNTH_CAL_EN = 1 (in the CALIBRATION_ CONTROL register, Address 0x338).
- 8. Issue CMD_PHY_TX or CMD_PHY_RX to go to the PHY_TX or PHY_RX state without the VCO calibration.

CRYSTAL OSCILLATOR

A 26 MHz crystal oscillator operating in parallel mode must be connected between the XOSC26P and XOSC26N pins. Two parallel loading capacitors are required for oscillation at the correct frequency. Their values are dependent upon the crystal specification. They should be chosen to ensure that the shunt value of capacitance added to the PCB track capacitance and the input pin capacitance of the ADF7023 equals the specified load capacitance of the crystal, usually 10 pF to 20 pF. Track capacitance values vary from 2 pF to 5 pF, depending on board layout. The total load capacitance is described by

$$
C_{LOAD} = \frac{1}{\frac{1}{C_1} + \frac{1}{C_2}} + \frac{C_{PIN}}{2} + C_{PCB}
$$

where:

CLOAD is the total load capacitance.

C1 and *C2* are the external crystal load capacitors. *CPIN* is the ADF7023 input capacitance of the XOSC26P and XOSC26N pins and is equal to 2.1pF. *CPCB* is the PCB track capacitance.

When possible, choose capacitors that have a very low temperature coefficient to ensure stable frequency operation over all conditions.

The crystal frequency error can be corrected by means of an integrated digital tuning varactor. For a typical crystal load capacitance of 10 pF, a tuning range of +15 ppm to −11.25 ppm is available via programming of a 3-bit DAC, according to [Table 31](#page-69-0). The 3-bit value should be written to XOSC_CAP_DAC in the OSC_CONFIG register (Address 0x3D2).

Alternatively, any error in the RF frequency due to crystal error can be adjusted for by offsetting the RF channel frequency using the RF channel frequency setting in BBRAM memory.

MODULATION

The ADF7023 supports binary frequency shift keying (2FSK), minimum shift keying (MSK), binary level Gaussian filtered 2FSK (GFSK), Gaussian filtered MSK (GMSK), and on-off keying (OOK). The desired transmit and receive modulation formats are set in the RADIO_CFG_9 register (Address 0x115).

When using 2FSK/GFSK/MSK/GMSK modulation, the frequency deviation can be set using the FREQ_DEVIATION[11:0] parameter in the RADIO_CFG_1 register (Address 0x10D) and RADIO_CFG_1 register (Address 0x10E). The data rate can be set in the 1 kbps to 300 kbps range using the DATA_RATE[11:0] parameter in the RADIO_CFG_0 register (Address 0x10C) and RADIO_CFG_1 register (Address 0x10D). For GFSK/GMSK modulation, the Gaussian filter uses a fixed bandwidth time (BT) product of 0.5.

When using OOK modulation, it is recommended to enable Manchester encoding (MANCHESTER_ENC = 1, Address 0x11C). The data rate can be set in the 2.4 kbps to 19.2 kbps range (4.8 kcps to 38.4 kcps Manchester encoded) using the DATA_RATE[11:0] parameter in the RADIO_CFG_0 register (Address 0x10C) and RADIO_CFG_1 register (Address 0x10D).

RF OUTPUT STAGE Power Amplifier (PA)

The ADF7023 PA can be configured for single-ended or differential output operation using the PA_SINGLE_DIFF_SEL bit in the RADIO_CFG_8 register (Address 0x114). The PA level is set by the PA_LEVEL bit in the RADIO_CFG_8 register and has a range of 0 to 15. For finer control of the output power level, the PA_LEVEL_MCR register (Address 0x307) can be used. It offers more resolution with a setting range of 0 to 63. The relationship between the PA_LEVEL and PA_LEVEL_MCR settings is given by

PA_LEVEL_MCR = 4 × *PA_LEVEL* + 3

The single-ended configuration can deliver 13.5 dBm output power. The differential PA can deliver 10 dBm output power and allows a straightforward interface to dipole antennae. The two PA configurations offer a Tx antenna diversity capability. Note that the two PAs cannot be enabled at the same time.

Automatic PA Ramp

The ADF7023 has built-in up and down PA ramping for both single-ended and differential PAs. There are eight ramp rate settings, with the ramp rate defined as a certain number of PA power level settings per data bit period. The PA_RAMP variable in the RADIO_CFG_8 register (Address 0x114) sets this PA ramp rate, as illustrated in [Figure 107](#page-70-0).

Figure 107. PA Ramp for Different PA_RAMP Settings

The PA ramps to the level set by the PA_LEVEL or PA_LEVEL_ MCR settings. Enabling the PA ramp reduces spectral splatter and helps meet radio regulations (for example, the ETSI EN 300 220 standard), which limit PA transient spurious emissions. To ensure optimum performance, an adequately long PA ramp rate is required based on the data rate and the PA output power setting. The PA_RAMP setting should, therefore, be set such that

$$
Ramp Rate(Codes/Bit) < 2500 \times \frac{PA_LEVEL_MCR[5:0]}{DATA_RATE[11:0]}
$$

where *PA_MCR_LEVEL* is related to the PA_LEVEL setting by PA_LEVEL_MCR = $4 \times PA$ LEVEL + 3.

PA/LNA INTERFACE

The ADF7023 supports both single-ended and differential PA outputs. Only one PA can be active at one time. The differential PA and LNA share the same pins, RFIO_1P and RFIO_1N, which facilitate a simpler antenna interface. The single-ended PA output is available on the RFO2 pin. A number of PA/LNA antenna matching options are possible and are described in the [PA/LNA](#page-80-0) section.

RECEIVE CHANNEL FILTER

The receiver's channel filter is a fourth order, active polyphase Butterworth filter with programmable bandwidths of 100 kHz, 150 kHz, 200 kHz, and 300 kHz. The fourth order filter gives very good interference suppression of adjacent and neighboring channels and also suppresses the image channel by approximately 36 dB at a 100 kHz IF bandwidth and an RF frequency of 868 MHz or 915 MHz.

For channel bandwidths of 100 kHz to 200 kHz, an IF frequency of 200 kHz is used, which results in an image frequency located 400 kHz below the wanted RF frequency. When the 300 kHz bandwidth is selected, an IF frequency of 300 kHz is used, and the image frequency is located at 600 kHz below the wanted frequency.

The bandwidth and center frequency of the IF filter are calibrated automatically after entering the PHY_ON state if the BB_CAL bit is set in the MODE_CONTROL register (Address 0x11A). The filter calibration time takes 100 μs.

The IF bandwidth is programmed by setting the IFBW field in the RADIO_CFG_9 register (Address 0x115). The filter's pass band is centered at an IF frequency of 200 kHz when bandwidths of 100 kHz to 200 kHz are used and centered at 300 kHz when an IF bandwidth of 300 kHz is used.

IMAGE CHANNEL REJECTION

The ADF7023 is capable of providing improved receiver image rejection performance by the use of a fully integrated image rejection calibration system under the control of the on-chip communications processor. To operate the calibration system, a firmware module is downloaded to the on-chip program RAM. The firmware download is supplied by Analog Devices and described in the [Downloadable Firmware Modules](#page-66-0) section.

AUTOMATIC GAIN CONTROL (AGC)

AGC is enabled by default, and keeps the receiver gain at the correct level by selecting the LNA, mixer, and filter gain settings based on the measured RSSI level. The LNA has three gain levels, the mixer has gain two levels, and the filter has three gain levels. In all, there are six AGC stages, which are defined in [Table 32](#page-70-1).

The AGC remains at each gain stage for a time defined by the AGC_CLK_DIVIDE register (Address 0x32F). The default value of AGC_CLK_DIVIDE = 0x28 gives an AGC delay of 25 μs. When the RSSI is above AGC_HIGH_THRESHOLD (Address 0x35F), the gain is reduced. When the RSSI is below AGC_LOW_THRESHOLD (Address 0x35E), the gain is increased.

The AGC can be configured to remain active while in the PHY_RX state or can be locked on preamble detection. The AGC can also be set to manual mode, in which case the host processor must set the LNA, filter, and mixer gains by writing to the AGC_MODE register (Address 0x35D). The AGC operation

is set by the AGC_LOCK_MODE setting in the RADIO_CFG_7 register (Address 0x113) and is described in **[Table 33](#page-71-0)**.

The LNA, filter and mixer gains can be read back through the AGC_GAIN_STATUS register (Address 0x360).

Table 33. AGC Operation

RSSI

The RSSI is based on a successive compression, log-amp architecture following the analog channel filter. The analog RSSI level is digitized by an 8-bit SAR ADC for user readback and for use by the digital AGC controller.

The ADF7023 has a total of four RSSI measurement functions that support a wide range of applications. These functions can be used to implement carrier sense (CS) or clear channel assessment (CCA). In packet mode, the RSSI is automatically recorded in MCR memory and is available for user readback after receipt of a packet.

[Table 36](#page-72-0) details the four RSSI measurement methods.

RSSI Method 1

When a valid packet is received in packet mode, the RSSI level during postamble is automatically loaded to the RSSI_READBACK register (Address 0x312) by the communications processor. The RSSI_READBACK register contains a twos complement value and can be converted to input power in dBm using the following formula:

 $RSSI(dBm) = RSSI$ $READBACK - 107$

To extend the linear range of RSSI measurement down to an input power of −110dBm (see [Figure 69](#page-29-0)), a cosine adjustment can be applied using the following formula:

$$
RSSI(dBm) = \n\cos\left(\frac{8}{RSSI_READBACK}\right) \times RSSI_READBACK - 106
$$

where *COS(X)* is the cosine of Angle X (radians).

RSSI Method 2

The CMD_GET_RSSI command can be used from the PHY_ON state to read the RSSI. This RSSI measurement method uses additional low pass filtering, resulting in a more accurate RSSI reading. The RSSI result is loaded to the RSSI_READBACK register (Address 0x312) by the communications processor. The RSSI_READBACK register contains a twos complement value and can be converted to input power in dBm using the following formula:

$RSSI(dBm) = RSSI$ $READBACK - 107$

RSSI Method 3

This method supports the measurement of RSSI by the host processor at any time while in the PHY_RX state. The receiver input power can be calculated using the following procedure:

- 1. Set AGC to hold by setting the AGC_MODE register $(Address 0x35D) = 0x40$ (only necessary if AGC has not been locked on the preamble or sync word).
- 2. Read back the AGC gain settings (AGC_GAIN_STATUS register, Address 0x360).
- 3. Read the ADC_READBACK[7:0] value (Address 0x327 and Address 0x328; see the [Analog-to-Digital Converter](#page-78-0) section).
- 4. Re-enable the AGC by setting the AGC_MODE register $(Address 0x35D) = 0x00$ (only necessary if AGC has not already been locked on the preamble or sync word).
- 5. Calculate the RSSI in dBm as follows:

RSSI(dBm) =

$$
\left(ADC _\, READBACK[7:0] \times \frac{1}{7} + Gain _\,Correction \right) - 109
$$

where *Gain_Correction* is determined by the value of the AGC_GAIN_STATUS register (Address 0x360) as shown in [Table 34](#page-71-1).

To simplify the RSSI calculation, the following approximation can be used by the host processor:

$$
\frac{1}{7} \approx \frac{1}{8} \left(1 + \frac{1}{8} + \frac{1}{64} \right)
$$

RSSI Method 4

This method is used to provide RSSI readback when using OOK demodulation in the PHY_RX state. The receiver input power can be calculated using the following procedure:

- 1. Set AGC to hold by setting the AGC_MODE register $(Address 0x35D) = 0x40$ (only necessary if AGC has not been locked on the preamble or sync word).
- 2. Read back the AGC gain settings (AGC_GAIN_STATUS register, Address 0x360).
- 3. Read the AGC_ADC_WORD[6:0] value (Address 0x361).
- 4. Re-enable the AGC by setting the AGC_MODE register $(Address 0x35D) = 0x00$ (only necessary if AGC has not already been locked on the preamble or sync word).
- 5. Calculate the RSSI in dBm as follows:

⎝

$$
\left(AGC_ADC_WORD[6:0] \times \frac{2}{7} + Gain_Correction \right) - 110
$$

where *Gain_Correction* is determined by the value of the AGC_GAIN_STATUS register (Address 0x360) as shown in [Table 35](#page-72-0).

Table 35. Gain Mode Correction for OOK RSSI

To simplify the RSSI calculation, the following approximation can be used by the host processor:

$$
\frac{2}{7} \approx \frac{2}{8} \left(1 + \frac{1}{8} + \frac{1}{64} \right)
$$

2FSK/GFSK/MSK/GMSK DEMODULATION

A correlator demodulator is used for 2FSK, GFSK, MSK, and GMSK demodulation. The quadrature outputs of the IF filter are first limited and then fed to a digital frequency correlator that performs filtering and frequency discrimination of the 2FSK/GFSK/MSK/GMSK spectrum. Data is recovered by comparing the output levels from two correlators. The performance of this frequency discriminator approximates that of a matched filter detector, which is known to provide optimum detection in the presence of additive white Gaussian noise (AWGN). This method of 2FSK/GFSK/MSK/GMSK demodulation provides approximately 3 dB to 4 dB better sensitivity than a linear frequency discriminator. The 2FSK/GFSK/MSK/GMSK demodulator architecture is shown in [Figure 108](#page-74-0). The ADF7023 is configured for 2FSK/GFSK/MSK/ GMSK demodulation by setting $DEMOD$ SCHEME = 0 in the RADIO_CFG_9 register (Address 0x115).

To optimize receiver sensitivity, the correlator bandwidth and phase must be optimized for the specific deviation frequency, data rate, and maximum expected frequency error between the transmitter and receiver. The bandwidth and phase of the discriminator must be set using the DISCRIM_BW bit in the RADIO_CFG_3 register (Address 0x10F) and the DISCRIM_ PHASE[1:0] bit in the RADIO_CFG_6 register (Address 0x112). The discriminator setup is performed in three steps.

Step 1: Calculate the Discriminator Bandwidth Coefficient K

The Discriminator Bandwidth Coefficient K depends on the modulation index (MI), which is determined by

$$
MI = \frac{2 \times FSK \cdot Dev}{Datarate}
$$

where *FSK_Dev* is the 2FSK/GFSK/MSK/GMSK frequency deviation in hertz (Hz), measured from the carrier to the $+1$ symbol frequency (positive frequency deviation) or to the −1 symbol frequency (negative frequency deviation), and *Datarate* is the data rate in bits per second (bps).

The value of K is then determined by

$$
MI \ge 1
$$
, AFC off: $K = Floor \left[\frac{IF_Freq}{FSK_Dev} \right]$

$$
MI < 1, \text{AFC off: } K = Floor \left[\frac{IF_Freq}{\frac{Datarate}{2}} \right]
$$
\n
$$
MI \ge 1, \text{AFC on: } K = Floor \left[\frac{IF_Freq}{FSK_Dev + Freq_Error_Max} \right]
$$
\n
$$
MI < 1, \text{AFC on: } K = Floor \left[\frac{IF_Freq}{\frac{Datarate}{2} + Freq_Error_Max} \right]
$$

where:

MI is the modulation index.

K is the discriminator coefficient.

Floor[] is a function to round down to the nearest integer.

IF Freq is the IF frequency in hertz (200 kHz or 300 kHz).

FSK_Dev is the 2FSK/GFSK/MSK/GMSK frequency deviation in hertz.

Freq_Error_Max is the maximum expected frequency error, in hertz, between Tx and Rx.

Step 2: Calculate the DISCRIM_BW Setting

The bandwidth setting of the discriminator is calculated based on the Discriminator Coefficient K and the IF frequency. The bandwidth is set using the DISCRIM_BW setting (Address 0x10F), which is calculated according to

$$
DISCRIM_BW[7:0] = Round \left[\frac{K \times 3.25 \, MHz}{IF_Freq} \right]
$$

Step 3: Calculate the DISCRIM_PHASE Setting

The phase setting of the discriminator is calculated based on the Discriminator Coefficient K, as described in [Table 37](#page-73-0). The phase is set using the DISCRIM_PHASE[1:0] value in the RADIO_CFG_6 register (Address 0x112).

Figure 108. 2FSK/GFSK/MSK/GMSK Demodulation and AFC Architecture

AFC

The ADF7023 features an internal real-time automatic frequency control loop. In receive, the control loop automatically monitors the frequency error during the packet preamble sequence and adjusts the receiver synthesizer local oscillator using proportional integral (PI) control. The AFC frequency error measurement bandwidth is targeted specifically at the packet preamble sequence (dc free). AFC is supported during 2FSK/GFSK/MSK/GMSK demodulation.

AFC can be configured to lock on detection of the qualified preamble or on detection of the qualified sync word. To lock AFC on detection of the qualified preamble, set AFC_LOCK_ $MODE = 3$ (Address 0x116) and ensure that preamble detection is enabled in the PREAMBLE_MATCH register (Address 0x11B). AFC lock is released if the sync word is not detected immediately after the end of the preamble. In packet mode, if the qualified preamble is followed by a qualified sync word, the AFC lock is maintained for the duration of the packet. In sport mode, the AFC lock is released on transitioning back to the PHY_ON state or when a CMD_PHY_RX is issued while in the PHY_RX state.

To lock AFC on detection of the qualified sync word, set AFC_LOCK_MODE = 3 and ensure that preamble detection is disabled in the PREAMBLE_MATCH register (Address 0x11B). If this mode is selected, consideration must be given to the selection of the sync word. The sync word should be dc free and have short run lengths yet low correlation with the preamble sequence. See the sync word description in the [Packet Mode](#page-40-0) section for further details. After lock on detection of the qualified sync word, the AFC lock is maintained for the duration of the packet. In sport mode, the AFC lock is released on transitioning back to the PHY_ON state or when CMD_ PHY_RX is issued while in the PHY_RX state.

AFC is enabled by setting AFC_LOCK_MODE in the RADIO_CFG_10 register (Address 0x116), as described in [Table 38](#page-74-1).

Table 38. AFC Mode

The bandwidth of the AFC loop can be controlled by the AFC_KI and AFC_KP parameters in the RADIO_CFG_11 register (Address 0x117).

The maximum AFC pull-in range is automatically set based on the programmed IF filter bandwidth (IFBW in the RADIO_ CFG_9 register (Address 0x115).

Table 39. Maximum AFC Pull-In Range

AFC and Preamble Length

The AFC requires a certain number of the received preamble bits to correct the frequency error between the transmitter and the receiver. The number of preamble bits required depends on the data rate and whether the AFC is locked on detection of the qualified preamble or locked on detection of the qualified sync word. This is discussed in more detail in the [Recommended](#page-76-0) [Receiver Settings for 2FSK/GFSK/MSK/GMSK](#page-76-0) section.

AFC Readback

The frequency error between the received carrier and the receiver local oscillator can be measured when AFC is enabled. The error value can be read from the FREQUENCY_ERROR_ READBACK register (Address 0x372), where each LSB equates to 1 kHz. The value is a twos complement number. The FREQUENCY_ERROR_READBACK value is valid in the PHY_RX state after the AFC has been locked. The value is retained in the FREQUENCY_ERROR_READBACK register after recovering a packet and transitioning back to the PHY_ON state.

Post-Demodulator Filter

A second order, digital low-pass filter removes excess noise from the demodulated bit stream at the output of the discriminator. The bandwidth of this post-demodulator filter is programmable and must be optimized for the user's data rate and received modulation type. If the bandwidth is set too narrow, performance degrades due to intersymbol interference (ISI). If the bandwidth is set too wide, excess noise degrades the performance of the receiver. For optimum performance, the post-demodulator filter bandwidth should be set close to 0.75 times the data rate (when using FSK/GFSK/MSK/GMSK modulation). The actual bandwidth of the post-demodulator filter is given by

Post-Demodulator Filter Bandwidth (kHz) = *POST_DEMOD_BW* × 2

where *POST_DEMOD_BW* is set in the RADIO_CFG_4 register (Address 0x110).

CLOCK RECOVERY

An oversampled digital clock and data recovery (CDR) PLL is used to resynchronize the received bit stream to a local clock in all modulation modes. The maximum symbol rate tolerance of the CDR PLL is determined by the number of bit transitions in the transmitted bit stream. For example, during reception of a 010101 preamble, the CDR achieves a maximum data rate tolerance of ± 3.0 %. However, this tolerance is reduced during recovery of the remainder of the packet where symbol transitions may not be guaranteed to occur at regular intervals during the payload data. To maximize data rate tolerance of the receiver's CDR, 8b/10b encoding or Manchester encoding should be enabled, which guarantees a maximum number of contiguous bits in the transmitted bit stream. Data whitening can also be enabled on the ADF7023 to break up long sequences of contiguous data bit patterns.

Using 2FSK/GFSK/MSK/GMSK modulation, it is also possible to tolerate uncoded payload data fields and payload data fields with long run length coding constraints if the data rate tolerance and packet length are both constrained. More details of CDR operation using uncoded packet formats are discussed in the AN-915 Application Note.

The ADF7023's CDR PLL is optimized for fast acquisition of the recovered symbols during preamble and typically achieves bit synchronization within five symbol transitions of preamble.

OOK DEMODULATION

The ADF7023 can be configured for OOK demodulation by setting DEMOD_SCHEME = 2 in the RADIO_CFG_9 register (Address 0x115). Manchester encoding should be used with OOK modulation to ensure optimum performance. OOK demodulation is performed using the receiver's RSSI signal in conjunction with a fully automatic threshold detection circuit, which extracts the optimum OOK threshold during preamble and maintains robust packet error performance over the full input power range. The bandwidth of the threshold detection circuit is set by the AFC_KI and AFC_KP parameters in the RADIO_CFG_11 register (Address 0x117). The AGC loop bandwidth can be independently optimized for acquisition and tracking modes during OOK reception by setting OOK_AGC_CLK_ACQ and OOK_AGC_CLK_TRK (Address 0x35B), respectively. This demodulation scheme delivers high receiver saturation performance in OOK mode. The receiver also supports OOK modulation depths of up to 20 dB.

For optimum performance, the AGC and threshold detection circuit should be set to lock after preamble detection by setting AGC_LOCK_MODE = 3 in the RADIO_CFG_7 register (Address 0x113) and AFC_LOCK_MODE = 3 in the RADIO_ CFG_10 register (Address 0x116).

The recommended post-demodulator filter bandwidth is 1.6 times the chip rate when using OOK demodulation. This can be configured via the POST_DEMOD_BW setting in the RADIO_CFG_4 register (Address 0x110).

RECOMMENDED RECEIVER SETTINGS FOR 2FSK/GFSK/MSK/GMSK

To optimize the ADF7023 receiver performance and to ensure the lowest possible packet error rate, it is recommended to use the following configurations:

- Set the recommended AGC low and high thresholds and the AGC clock divide.
- Set the recommended AFC Ki and Kp parameters.
- Use a preamble length \geq the minimum recommended preamble length.
- When the AGC is configured to lock on the sync word at data rates greater than 200 kbps, it is recommended to set the sync word error tolerance to one bit.

The recommended settings for AGC, AFC, preamble length, and sync word are summarized in [Table 41](#page-77-0).

Recommended AGC Settings

To optimize the receiver for robust packet error rate performance, when using minimum preamble length over the full input power range, it is recommended to overwrite the default AGC settings in the MCR memory. The recommended settings are as follows:

- AGC_HIGH_THRESHOLD (Address $0x35F$) = $0x78$
- AGC_LOW_THRESHOLD (Address $0x35E$) = $0x46$
- AGC_CLOCK_DIVIDE (Address 0x32F) = 0x0F or 0x19 (depends on the data rate; see [Table 41](#page-77-0))

MCR memory is not retained in PHY_SLEEP; therefore, to allow the use of these optimized AGC settings in low power mode applications, a static register fix can be used. An example static register fix to write to the AGC settings in MCR memory is shown in [Table 40](#page-76-1).

Table 40. Example Static Register Fix for AGC Settings

Recommended AFC Settings

The bandwidth of the AFC loop is controlled by the AFC_KI and AFC_KP parameters in the RADIO_CFG_11 register (Address 0x117). To ensure optimum AFC accuracy while minimizing the AFC settling time (and thus the required preamble length), the AFC_KI and AFC_KP parameters should be set as outlined in [Table 41](#page-77-0).

Recommended Preamble Length

When AFC is locked on preamble detection, the minimum preamble length is between 40 and 60 bits depending on the data rate. When AFC is set to lock on sync word detection, the minimum preamble length is between 14 and 32 bits, depending on the data rate. When AFC and preamble detection are disabled, the minimum preamble length is dependent on the AGC settling time and the CDR acquisition time and is between 8 and 24 bits, depending on the data rate. The required preamble length for various data rates and receiver configurations is summarized in [Table 41](#page-77-0).

Recommended Sync Word Tolerance

At data rates greater than 200 kbps and when the AGC is configured to lock on the sync word, it is recommended to set the sync word error tolerance to one bit (SYNC_ERROR_TOL = 1). This prevents an AGC gain change during sync word reception causing a packet loss by allowing one bit error in the received sync word.

Table 41. Summary of Recommended AGC, AFC, Preamble Length, and Sync Word Error Tolerance for 2FSK/GFSK/MSK/GMSK

1 Setup 1: AFC and AGC are configured to lock on preamble detection by setting AFC_LOCK_MODE = 3 and AGC_LOCK_MODE = 3.

Setup 2: AFC and AGC are configured to lock on sync word detection by setting AFC_LOCK_MODE = 3, AGC_LOCK_MODE = 3, and PREAMBLE_MATCH = 0. Setup 3: AFC is disabled and AGC is configured to lock on sync word detection by setting AFC_LOCK_MODE = 1, AGC_LOCK_MODE = 3, and PREAMBLE_MATCH = 0. ² The AGC high threshold is configured by writing to the AGC_HIGH_THRESHOLD register (Address 0x35F). The AGC low threshold is configured by writing to the

AGC_LOW_THRESHOLD register (Address 0x35E). The AGC clock divide is configured by writing to the AGC_CLOCK_DIVIDE register (Address 0x32F). 3 ³ The AFC is enabled or disabled by writing to the AFC_LOCK_MODE setting in register RADIO_CFG_10 (Address 0x116). The AFC Ki and Kp parameters are configured by writing to the AFC_KP and AFC_KI settings in the RADIO_CFG_11 register (Address 0x117).

⁴ The transmit preamble length (in bytes) is set by writing to the PREAMBLE_LEN register (Address 0x11D).

5 The sync word error tolerance (in bits) is set by writing to the SYNC_ERROR_TOL setting in the SYNC_CONTROL register (Address 0x120).

RECOMMENDED RECEIVER SETTINGS FOR OOK

To ensure robust OOK reception, the AGC threshold detection, preamble length, and post-demodulator filter bandwidth are recommended to be set as detailed in [Table 42](#page-77-1).

1 The recommended values for the AGC high threshold (AGC_HIGH_THRESHOLD), OOK_AGC_CLK_ACQ, and OOK_AGC_CLK_TRK are the same as the default values and, therefore, do not need to be set by the host processor. The AGC low threshold is configured by writing to the AGC_LOW_THRESHOLD register (Address 0x35E). The AGC lock on preamble detection is configured by setting AGC_LOCK_MODE = 3 (in register RADIO_CFG_7, Address 0x113).

² The AFC_KI and AFC_KP parameters control the bandwidth of the threshold detection loop in OOK demodulation. They are configured by writing to the RADIO_CFG_11 register (Address 0x117). Setting AFC_LOCK_MODE = 3 configures the OOK threshold detection to lock on preamble detection.

PERIPHERAL FEATURES **ANALOG-TO-DIGITAL CONVERTER**

The ADF7023 supports an integrated SAR ADC for digitization of analog signals that include the analog temperature sensor, the analog RSSI level, and an external analog input signal (Pin 30). The conversion time is typically 1 μs. The result of the conversion can be read from the ADC_READBACK_HIGH register (Address 0x327), and the ADC_READBACK_LOW register (Address 0x328). The ADC readback is an 8-bit value.

The signal source for the ADC input is selected via the ADC_CONFIG_LOW register (Address 0x359). In the PHY_RX state, the source is automatically set to the analog RSSI. The ADC is automatically enabled in PHY_RX. In other radio states, the host processor must enable the ADC by setting POWERDOWN_RX (Address 0x324) = 0x10.

To perform an ADC readback, the following procedure should be completed:

- 1. Read ADC_READBACK_HIGH. This initializes an ADC readback.
- 2. Read ADC_READBACK_LOW. This returns ADC_READBACK[1:0] of the ADC sample.
- 3. Read ADC_READBACK_HIGH. This returns ADC_READBACK[7:2] of the ADC sample.

TEMPERATURE SENSOR

The integrated temperature sensor has an operating range between −40°C and +85°C. To enable readback of the temperature sensor in PHY_OFF, PHY_ON, or PHY_TX, the following registers must be set:

- 1. Set POWERDOWN_RX (Address $0x324$) = $0x10 = 0x10$. This enables the ADC.
- 2. Set POWERDOWN_AUX (Address 0x325) = 0x02. This enables the temperature sensor.
- 3. Set ADC_CONFIG_LOW (Address 0x359) = 0x08. This sets the ADC input to the temperature sensor.

The temperature is determined from the ADC readback value using the following formula:

Temperature (°C) = (*ADC_READBACK[7:0]*/1.83) − 118.43 + *Correction Value*

The correction value can be determined by performing a readback at a single known temperature. When this correction is applied, the temperature sensor is accurate to $\pm 14^{\circ}$ C over the full operating temperature range. Averaging a number of ADC readbacks can improve the accuracy of the temperature measurement. If an average of 10 readbacks is taken, the accuracy improves to ±4.4°C.

TEST DAC

The test DAC allows the output of the post-demodulator filter to be viewed externally. It takes the 16-bit filter output and converts it to a high frequency, single-bit output using a second order Σ - Δ converter. The output can be viewed on the GP0 pin. This signal, when filtered appropriately, can be used to

- Monitor the signal at the post-demodulator filter output
- Measure the demodulator output SNR
- Construct an eye diagram of the received bit stream to measure the received signal quality
- Implement analog FM demodulation

To enable the test DAC, the GPIO_CONFIGURE setting (Address 0x3FA) should be set to 0xC9. The TEST_DAC_ GAIN setting (Address 0x3FD) should be set to 0x00. The test DAC signal at the GP0 pin can be filtered with a three-stage, low-pass RC filter to reconstruct the demodulated signal. For more information, see the AN-852 Application Note.

TRANSMIT TEST MODES

There are two transmit test modes that are enabled by setting the VAR_TX_MODE parameter (Address 0x00D in packet RAM memory), as described in [Table 43](#page-78-0). VAR_TX_MODE should be set before entering the PHY_TX state.

Table 43. Transmit Test Modes

SILICON REVISION READBACK

The product code and silicon revision code can be read from the packet RAM memory as described in [Table 44](#page-78-1). The values of the product code and silicon revision code are valid only on power-up or wake-up from the PHY_SLEEP state because the communications processor overwrites these values on transitioning from the PHY_ON state.

Table 44. Product Code and Silicon Revision Code

APPLICATIONS INFORMATION

APPLICATION CIRCUIT

A typical application circuit for the ADF7023 is shown in [Figure 109](#page-79-0). All external components required for operation of the device, excluding supply decoupling capacitors, are shown.

This example circuit uses a combined single-ended PA and LNA match. Further details on matching topologies and different host processor interfaces are given in the following sections.

Figure 109. Typical ADF7023 Application Circuit Diagram

HOST PROCESSOR INTERFACE

The interface, when using packet mode, between the ADF7023 and the host processor is shown in [Figure 110.](#page-80-0) In packet mode, all communication between the host processor and the ADF7023 occurs on the SPI interface and the IRQ_GP3 pin. The interface between the ADF7023 and the host processor in sport mode is shown in [Figure 111](#page-80-1). In sport mode, the transmit and receive data interface consists of the GP0, GP1, and GP2 pins and a separate interrupt is available on GP4, while the SPI interface is used for memory access and issuing of commands.

PA/LNA MATCHING

The AD7023 has a differential LNA and both a single-ended PA and differential PA. This flexibility allows numerous possibilities in interfacing the ADF7023 to the antenna.

Combined Single-Ended PA and LNA Match

The combined single-ended PA and LNA match allows the transmit and receive paths to be combined without the use of an external transmit/receive switch. The matching network design is shown in [Figure 112](#page-80-2). The differential LNA match is a fiveelement discrete balun giving a single-ended input. The singleended PA output is a three-element match consisting of the choke inductor to the CREGRF2 regulated supply and an inductor and capacitor series.

The LNA and PA paths are combined, and a T-stage harmonic filter provides attenuation of the transmit harmonics. In a combined match, the off impedances of the PA and LNA must be considered. This can lead to a small loss in transmit power and degradation in receiver sensitivity in comparison with a separate single-ended PA and LNA match. However, with optimum matching, the typical loss in transmit power is <1dB, and the degradation in sensitivity is < 1dB when compared with a separate PA and LNA matching topology.

Separate Single-Ended PA/LNA Match

The separate single-ended PA and LNA matching configuration is illustrated in [Figure 113.](#page-80-3) The network is the same as the combined matching network shown in [Figure 112](#page-80-2) except that the transmit and receive paths are separate. An external transmit/receive antenna switch can be used to combine the transmit and receive paths to allow connection to an antenna. In designing this matching network, it is not necessary to consider the off impedances of the PA and LNA, and, thus, achieving an optimum match is less complex than with the combined single-ended PA and LNA match.

Figure 113. Separate Single-Ended PA and LNA Match

In this matching topology, the single-ended PA is not used. The differential PA and LNA match comprises a five-element discrete balun giving a single-ended input/output as illustrated in [Figure 114](#page-81-0). The harmonic filter is used to minimize the RF harmonics from the differential PA.

Figure 114. Combined Differential PA and LNA Match

Transmit Antenna Diversity

Transmit antenna diversity is possible using the differential PA and single-ended PA. The required matching network is shown in [Figure 115](#page-81-1).

Figure 115. Matching Topology for Transmit Antenna Diversity

Combined Differential PA/LNA Match Support for External PA and LNA Control

The ADF7023 provides independent control signals for an external PA or LNA. If the EXT_PA_EN bit is set to 1 in the MODE_CONTROL register (Address 0x11A), the external PA control signal is logic high while the ADF7023 is in the PHY_TX state and logic low while in any other state. If the EXT_LNA_EN bit is set to 1 in the MODE_CONTROL register (Address 0x11A), the external LNA control signal is logic high while the ADF7023 is in the PHY_RX state and logic low while **CREGRF2** in any other state.

> The external PA and LNA control signals can be configured using the EXT_PA_LNA_CONFIG setting (Address 0x11B) as described in [Table 45](#page-81-2).

Table 45. Configuration of the External PA and LNA Control Signals

EXT_PA_LNA CONFIG	Configuration
	External PA signal on ADCIN ATB3 and external LNA signal on ATB4 (1.8 V logic outputs)
	External PA signal on XOSC32KP_GP5_ATB1 and external LNA signal on XOSC32KN_ATB2 (V _{DD} logic outputs)

COMMAND REFERENCE

¹ The image rejection calibration firmware module must be loaded to program RAM for this command to be functional.
² The AES firmware module must be loaded to program RAM for this command to be functional.
³ The Reed

Table 47. SPI Commands

REGISTER MAPS

Table 48. Battery Backup Memory (BBRAM)

Table 49. Modem Configuration Memory (MCR)

Table 50. Packet RAM Memory

¹ Only valid on power-up or wake-up from the PHY_SLEEP state because the communications processor overwrites these values on exit from the PHY_ON state.

BBRAM REGISTER DESCRIPTION

Table 51. 0x100: INTERRUPT_MASK_0

Table 52. 0x101: INTERRUPT_MASK_1

Table 53. 0x102: NUMBER_OF_WAKEUPS_0

Table 54. 0x103: NUMBER_OF_WAKEUPS_1

Table 55. 0x104: NUMBER_OF_WAKEUPS_IRQ_THRESHOLD_0

Table 56. 0x105: NUMBER_OF_WAKEUPS_IRQ_THRESHOLD_1

Table 57. 0x106: RX_DWELL_TIME

Table 58. 0x107: PARMTIME_DIVIDER

Table 59. 0x108: SWM_RSSI_THRESH

Table 60. 0x109: CHANNEL_FREQ_0

Table 61. 0x10A: CHANNEL_FREQ_1

Table 63. 0x10C: RADIO_CFG_0

Table 64. 0x10D: RADIO_CFG_1

Table 65. 0x10E: RADIO_CFG_2

Table 66. 0x10F: RADIO_CFG_3

Table 67. 0x110: RADIO_CFG_4

Table 68. 0x111: RADIO_CFG_5

Table 69. 0x112: RADIO_CFG_6

Table 70. 0x113: RADIO_CFG_7

Table 71. 0x114: RADIO_CFG_8

Table 72. 0x115: RADIO_CFG_9

Table 73. 0x116: RADIO_CFG_10

Table 74. 0x117: RADIO_CFG_11

Table 75. 0x118: IMAGE_REJECT_CAL_PHASE

Table 76. 0x119: IMAGE_REJECT_CAL_AMPLITUDE

Table 77. 0x11A: MODE_CONTROL

Table 78. 0x11B: PREAMBLE_MATCH

Table 79. 0x11C: SYMBOL_MODE

Table 80. 0x11D: PREAMBLE_LEN

Table 81. 0x11E: CRC_POLY_0

Table 82. 0x11F: CRC_POLY_1

Table 83. 0x120: SYNC_CONTROL

Table 84. 0x121: SYNC_BYTE_0

Table 85. 0x122: SYNC_BYTE_1

Table 86. 0x123: SYNC_BYTE_2

Table 87. 0x124: TX_BASE_ADR

Table 88. 0x125: RX_BASE_ADR

Table 89. 0x126: PACKET_LENGTH_CONTROL

Table 90. 0x127: PACKET_LENGTH_MAX

Table 91. 0x128: STATIC_REG_FIX

Table 92. 0x129: ADDRESS_MATCH_OFFSET

Table 93. 0x12A: ADDRESS_LENGTH

Table 94. 0x12B to 0x13D: Address Filtering (or Static Register Fix)

Table 95. 0x13E: RX_SYNTH_LOCK_TIME

Table 96. 0x13F: TX_SYNTH_LOCK_TIME

MCR REGISTER DESCRIPTION

The MCR register settings are not retained when the device enters the PHY_SLEEP state.

Table 97. 0x307: PA_LEVEL_MCR

Table 98. 0x30C: WUC_CONFIG_HIGH

Register WUC_CONFIG_LOW should never be written to without updating Register WUC_CONFIG_HIGH first.

Table 99. 0x30D: WUC_CONFIG_LOW

Updates to Register WUC_VALUE_HIGH become effective only after Register WUC_VALUE_LOW is written to.

Table 100. 0x30E: WUC_VALUE_HIGH

Register WUC_VALUE_LOW should never be written to without updating register WUC_VALUE_HIGH first.

Table 101. 0x30F: WUC_VALUE_LOW

Table 102. 0x310: WUC_FLAG_RESET

Table 103. 0x311: WUC_STATUS

Table 104. 0x312: RSSI_READBACK

Table 105. 0x315: MAX_AFC_RANGE

Table 106. 0x319: IMAGE_REJECT_CAL_CONFIG

Table 107. 0x322: CHIP_SHUTDOWN

Table 108. 0x324: POWERDOWN_RX

Table 109. 0x325: POWERDOWN_AUX

Table 110. 0x327: ADC_READBACK_HIGH

Table 111. 0x328: ADC_READBACK_LOW

Table 112. 0x32D: BATTERY_MONITOR_THRESHOLD_VOLTAGE

Table 113. 0x32E: EXT_UC_CLK_DIVIDE

Table 114. 0x32F: AGC_CLK_DIVIDE

Table 115. 0x336: INTERRUPT_SOURCE_0

Table 116. 0x337: INTERRUPT_SOURCE_1

Table 117. 0x338: CALIBRATION_CONTROL

Table 118. 0x339: CALIBRATION_STATUS

Table 119. 0x345: RXBB_CAL_CALWRD_READBACK

Table 120. 0x346: RXBB_CAL_CALWRD_OVERWRITE

Table 121. 0x359: ADC_CONFIG_LOW

Table 122. 0x35A: ADC_CONFIG_HIGH

Bit	Name	R/W	Reset	Description	
$[7] \centering% \includegraphics[width=1\textwidth]{images/TransY.pdf} \caption{The 3D (top) and the 4D (bottom) of the 3D (bottom).} \label{fig:3D}$	Reserved	R/W	Ω		
[6:5]	FILTERED ADC MODE	R/W	0	Filtering modes. 00: normal operation (no filter). 01: unfiltered AGC loop, filtered readback (updated upon MCR read). 10: unfiltered AGC loop, filtered readback (update at AGC clock rate). 11: filtered AGC loop, filtered readback.	
[4]	ADC EXT REF ENB	R/W		Bring low to power down the ADC reference.	
$[3:0]$	Reserved	R/W		Set to 1.	

Table 123. 0x35B: AGC_OOK_CONTROL

Table 124. 0x35C: AGC_CONFIG

Table 125. 0x35D: AGC_MODE

Table 126. 0x35E: AGC_LOW_THRESHOLD

Table 127. 0x35F: AGC_HIGH_THRESHOLD

Table 128. 0x360: AGC_GAIN_STATUS

Table 129. 0x361: AGC_ADC_WORD

Table 130. 0x372: FREQUENCY_ERROR_READBACK

Table 131. 0x3CB: VCO_BAND_OVRW_VAL

Table 132. 0x3CC: VCO_AMPL_OVRW_VAL

Table 133. 0x3CD: VCO_OVRW_EN

Table 134. 0x3D0: VCO_CAL_CFG

Table 135. 0x3D2: OSC_CONFIG

Table 136. 0x3DA: VCO_BAND_READBACK

Table 137. 0x3DB: VCO_AMPL_READBACK

Table 138. 0x3F8: ANALOG_TEST_BUS

Table 139. 0x3F9: RSSI_TSTMUX_SEL

Table 140. 0x3FA: GPIO_CONFIGURE

Table 141. 0x3FD: TEST_DAC_GAIN

OUTLINE DIMENSIONS

COMPLIANT TO JEDEC STANDARDS MO-220-WHHD.

Figure 116. 32-Lead Lead Frame Chip Scale Package [LFCSP_WQ] 5 mm × 5 mm Body, Very Very Thin Quad (CP-32-13) Dimensions shown in millimeters

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

NOTES

**ANALOG
DEVICES**

www.analog.com

©2010-2011 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D08291-0-3/11(B)

Rev. B | Page 108 of 108