

## SINGLE HIGH SIDE DRIVER IC

### Features

- Gate drive supply range from 10 V to 20 V
- Undervoltage lockout for  $V_{BS}$  and  $V_{CC}$
- 3.3 V and 5 V input logic compatible
- Tolerant to negative transient voltage
- Matched propagation delays for all channels
- RoHS compliant

### Description

The IRS21851 is a high voltage, high speed power MOSFET and IGBT single high-side driver with propagation delay matched output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The floating logic input is compatible with standard CMOS or LSTTL output, down to 3.3 V logic and can be operated up to 600 V above the ground. The output driver features a high pulse current buffer stage designed for minimum driver cross-conduction. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high-side configuration, which operates up to 600 V.

### Product Summary


$V_{OFFSET}$	600 V max.
$I_{O+/-}$	4 A / 4 A
$V_{OUT}$	10 V - 20 V
$t_{on/off}$ (typ.)	160 ns & 160 ns

### Package



8-Lead SOIC  
 IRS21851

### Typical Connection



(Refer to Lead Assignments for correct pin configuration). This diagram shows electrical connections only.  
 Please refer to our Application Notes and DesignTips for proper circuit board layout.

## Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Min.	Max.	Units
$V_{CC}$	Low-side supply voltage	-0.3	20 (Note 1)	V
$V_{IN}$	Logic input voltage (HIN)	COM -0.3	$V_{CC} + 0.3$	
$V_B$	High-side floating well supply voltage	-0.3	620 (Note 1)	
$V_S$	High-side floating well supply return voltage	$V_B - 20$	$V_B + 0.3$	
$V_{HO}$	Floating gate drive output voltage	$V_S - 0.3$	$V_B + 0.3$	
$dV_S/dt$	Allowable $V_S$ offset supply transient relative to COM	—	50	V/ns
$P_D$	Package power dissipation @ $T_A \leq +25^\circ\text{C}$	—	1.25	W
$R_{thJA}$	Thermal resistance, junction to ambient	—	100	$^\circ\text{C}/\text{W}$
$T_J$	Junction temperature	-55	150	$^\circ\text{C}$
$T_S$	Storage temperature	-55	150	
$T_L$	Lead temperature (soldering, 10 seconds)	—	300	

Note 1: All supplies are fully tested at 25 V. An internal 20 V clamp exists for each supply.

## Recommended Operating Conditions

For proper operation, the device should be used within the recommended conditions. All voltage parameters are absolute voltages referenced to COM. The offset rating are tested with supplies of  $(V_{CC}-\text{COM})=(V_B-V_S)=15$  V.

Symbol	Definition	Min.	Max.	Units
$V_{CC}$	Low-side supply voltage	10	20	V
$V_{IN}$	HIN input voltage	COM	$V_{CC}$	
$V_B$	High-side floating well supply voltage	$V_S + 10$	$V_S + 20$	
$V_S$	High-side floating well supply offset voltage	Note 2	600	
$V_{HO}$	Floating gate drive output voltage	$V_S$	$V_B$	
$T_A$	Ambient temperature	-40	125	$^\circ\text{C}$

Note 2: Logic operational for  $V_S$  of -5 V to 600 V. Logic state held for  $V_S$  of -5 V to  $-V_{BS}$ . (Please refer to the Design Tip DT97-3 for more details).

## Dynamic Electrical Characteristics

(V<sub>CC</sub>-COM)=(V<sub>B</sub>-V<sub>S</sub>)=15 V, T<sub>A</sub> = 25 °C. C<sub>L</sub> = 1000 pF unless otherwise specified. All parameters are referenced to COM.


Symbol	Definition	Min.	Typ.	Max.	Units	Test Conditions
t <sub>on</sub>	Turn-on propagation delay	—	160	210	ns	(V <sub>S</sub> -COM) = 0 V
t <sub>off</sub>	Turn-off propagation delay	—	160	210		(V <sub>S</sub> -COM) = 600 V
t <sub>r</sub>	Turn-on rise time	—	15	40		
t <sub>f</sub>	Turn-off fall time	—	15	40		

## Static Electrical Characteristics

(V<sub>CC</sub>-COM)=(V<sub>B</sub>-V<sub>S</sub>)=15 V. The V<sub>IN</sub>, V<sub>TH</sub>, and I<sub>IN</sub> parameters are referenced to COM. The V<sub>O</sub> and I<sub>O</sub> parameters are referenced respective V<sub>S</sub> and are applicable to the respective output leads HO. The V<sub>CC</sub> parameters are referenced to COM. The V<sub>B</sub> parameters are referenced to V<sub>S</sub>.

Symbol	Definition	Min.	Typ.	Max.	Units	Test Conditions
V <sub>CCUV+</sub>	V <sub>CC</sub> supply undervoltage positive going threshold	8.0	8.9	9.8	V	
V <sub>CCUV-</sub>	V <sub>CC</sub> supply undervoltage negative going threshold	7.4	8.2	9.0		
V <sub>B</sub> SUV+	V <sub>B</sub> S supply undervoltage positive going threshold	8.0	8.9	9.8		
V <sub>B</sub> SUV-	V <sub>B</sub> S supply undervoltage negative going threshold	7.4	8.2	9.0		
I <sub>LK</sub>	High-side floating well offset supply leakage current	—	—	50	μA	V <sub>B</sub> = V <sub>S</sub> = 600 V
I <sub>QBS</sub>	Quiescent V <sub>B</sub> S supply current	—	80	150		H <sub>IN</sub> = 0 V or 5 V
I <sub>QCC</sub>	Quiescent V <sub>CC</sub> supply current	—	120	240		
V <sub>IH</sub>	Logic "1" input voltage	2.5	—	—	V	
V <sub>IL</sub>	Logic "0" input voltage	—	—	0.8		
V <sub>OH</sub> , HO	HO high level output voltage, V <sub>BIAS</sub> - V <sub>O</sub>	—	20	60	mV	I <sub>O</sub> = 2 mA
V <sub>OL</sub> , HO	HO low level output voltage, V <sub>O</sub>	—	10	30		
I <sub>IN+</sub>	Logic "1" input bias current	—	10	20	μA	V <sub>HIN</sub> = 5 V
I <sub>IN-</sub>	Logic "0" input bias current	—	0	5		V <sub>HIN</sub> = 0 V
I <sub>O+, HO</sub>	Output high short circuit pulsed current HO	—	4	—	A	V <sub>O</sub> = 0 V, V <sub>IN</sub> = 0 V PW ≤ 10 μs
I <sub>O-, HO</sub>	Output low short circuit pulsed current HO	—	4	—		V <sub>O</sub> = 15 V, V <sub>IN</sub> = 15 V PW ≤ 10 μs


## Functional Block Diagram




## Lead Definitions


Symbol	Description
V <sub>CC</sub>	Low-side supply voltage
COM	Ground
V <sub>B</sub>	High-side drive floating supply
HO	High-side driver outputs
V <sub>S</sub>	High voltage floating supply return
HIN	Logic inputs for high-side gate driver output (in phase)

## Lead Assignments







**Figure 1. Switching Time Waveforms**




**Figure 2. Input/Output Timing Diagram**




**Figure 3A. Turn-On Propagation Delay vs. Temperature**




**Figure 3B. Turn-On Propagation Delay vs. Supply Voltage**




**Figure 4A. Turn-Off Propagation Delay vs. Temperature**




**Figure 4B. Turn-Off Propagation Delay vs. Supply Voltage**




**Figure 5A. Turn-On Rise Time vs. Temperature**




**Figure 5B. Turn-On Rise Time vs. Supply Voltage**




**Figure 6A. Turn-Off Fall Time vs. Temperature**




**Figure 6B. Turn-Off Fall Time vs. Supply Voltage**




**Figure 7A. Logic "1" Input Voltage vs. Temperature**




**Figure 7B. Logic "1" Input Voltage vs. Supply Voltage**




**Figure 8A. Logic "0" Input Voltage vs. Temperature**




**Figure 8B. Logic "0" Input Voltage vs. Supply Voltage**




**Figure 9A. High Level Output vs.  
Temperature ( $I_o = 2 \text{ mA}$ )**




**Figure 9B. High Level Output vs. Supply  
Voltage ( $I_o = 2 \text{ mA}$ )**




**Figure 10A. Low Level Output vs.  
Temperature ( $I_o=2 \text{ mA}$ )**




**Figure 10B. Low Level Output vs. Supply  
Voltage ( $I_o=2 \text{ mA}$ )**




**Figure 11A. Offset Supply Leakage Current vs. Temperature**




**Figure 11B. Offset Supply Leakage Current vs. Supply Voltage**




**Figure 12A. V<sub>BS</sub> Supply Current vs. Temperature**




**Figure 12B. V<sub>BS</sub> Supply Current vs. Supply Voltage**




**Figure 13A.**  $V_{cc}$  Supply Current vs.  
Temperature




**Figure 13B.**  $V_{cc}$  Supply Current vs. Supply  
Voltage




**Figure 14A.** Logic "0" Input Bias Current vs.  
Temperature




**Figure 14B.** Logic "0" Input Bias Current vs.  
Supply Voltage




**Figure 15A. Logic "0" Input Bias Current vs. Temperature**




**Figure 15B. Logic "0" Input Bias Current vs. Voltage**




**Figure 16.  $V_{cc}$  Undervoltage Threshold (+) vs. Temperature**




**Figure 17.  $V_{cc}$  Undervoltage Threshold (-) vs. Temperature**




**Figure 18.  $V_{B_S}$  Undervoltage Threshold (+)  
vs. Temperature**



**Figure 19.  $V_{B_S}$  Undervoltage Threshold (-)  
vs. Temperature**



**Figure 20A. Output Source Current vs.  
Temperature**



**Figure 20B. Output Source Current vs. Supply  
Voltage**




Figure 21A. Output Sink Current vs.  
Temperature






Figure 21B. Output Sink Current vs. Supply  
Voltage

## Case outline




**Tape & Reel  
8-lead SOIC**



CARRIER TAPE DIMENSION FOR 8SOICN


Code	Metric		Imperial	
	Min	Max	Min	Max
A	7.90	8.10	0.311	0.318
B	3.90	4.10	0.153	0.161
C	11.70	12.30	0.46	0.484
D	5.45	5.55	0.214	0.218
E	6.30	6.50	0.248	0.255
F	5.10	5.30	0.200	0.208
G	1.50	n/a	0.059	n/a
H	1.50	1.60	0.059	0.062



REEL DIMENSIONS FOR 8SOICN

Code	Metric		Imperial	
	Min	Max	Min	Max
A	329.60	330.25	12.976	13.001
B	20.95	21.45	0.824	0.844
C	12.80	13.20	0.503	0.519
D	1.95	2.45	0.767	0.996
E	98.00	102.00	3.858	4.015
F	n/a	18.40	n/a	0.724
G	14.50	17.10	0.570	0.673
H	12.40	14.40	0.488	0.566

## LEADFREE PART MARKING INFORMATION



## ORDER INFORMATION

8-Lead SOIC order IRS21851SPbF  
8-Lead SOIC Tape & Reel IRS21851STRPbF

Rev.	Date	Page #	Description of Change
A	6/10/80	1	"Not Recommended for new design: Please use IRS21850D"
		1	ton/toff values should read 160ns not 170ns