

24-Bit ADC with Built-in Load-cell Power Switch

DESCRIPTION

Based on Avia Semiconductor's patented technology, HX710C is a precision 24-bit analog-to-digital converter (ADC) with built-in load-cell power switch to reduce load-cell power consumption when the weigh scale is in sleep state. It's designed for weigh scales and industrial control applications to interface directly with a bridge sensor.

The input low-noise amplifier (PGA) has a fixed gain of 128, corresponding to a full-scale differential input voltage of ± 20 mV, when a 5V reference voltage is connected to the VREF pin. On chip oscillator provides the system clock without any external component. On-chip power-on-reset circuitry simplifies digital interface initialization. There is no programming needed for the internal registers. All controls to the HX710C are through the pins.

FEATURES

- On-chip load-cell power switch with typical "on" resistance less than 1Ω (Vdd=5V)
- On-chip low noise amplifier with a gain of 128
- On-chip oscillator requiring no external component
- On-chip power-on-reset
- Simple digital control and serial interface: pin-driven controls, no programming needed
- Selectable 10SPS or 40SPS output data rate
- · Simultaneous 50 and 60Hz supply rejection
- Current consumption: normal operation < 1.2mA, power down < 1uA
- Operation supply voltage range: 2.6 ~ 5.5V
- Operation temperature range: -40 ~ +85℃
- 8 pin SOP-8 package




Fig. 1 Typical weigh scale application circuit using HX710C

Information contained in this document is for design reference only and not a guarantee. Avia Semiconductor reserves the right to modify it without notice.

 Tel:
 (592) 252-9530 (China)


 Email:
 sales@aviaic.com

AVIA SEMICONDUCTOR

www.aviaic.com



Pin Description



Pin #	Name	Function	Description		
1	VREF	Analog Input	Reference input voltage: 1.8 ~ 5.5V (<=VDD)		
2	AGND	Ground	Analog Ground		
3	INN	Analog Input	Differential signal negative input		
4	INP	Analog Input	Differential signal positive input		
5	PD_SCK	Digital Input	Power down control (high active) and serial clock input		
6	DOUT	Digital Output	Serial data output		
7	VDD	Power Input	Input power supply: 2.6 ~ 5.5V		
8	VOUT	IPAWAT I IIITMIIT	Output power supply, connected to VDD pin through an on-chip power switch		

Table 1 Pin Description



KEY ELECTRICAL CHARACTERISTICS

Parameter	Notes	MIN	TYP	MAX	UNIT
Full scale differential input voltage range	V(inp)-V(inn)		±0.0039*VREF		mV
Effective-Number-of-	Vref=Vdd=5V, Rate=10SPS	19.5			
Bits (ENBs) (1)	Vref=Vdd=5V, Rate=40SPS		18.4		
Noise-Free Bits (NFBs)	Vref=Vdd=5V, Rate=10SPS	17.1		Bits	
(2)	Vref=Vdd=5V, Rate=40SPS	16.0			
Integral Nonlinearity (INL)	Differential input, end-point fit		± 0.001		% of FSR
Common mode input range		AGND+0.9		VDD-1.3	V
VREF input voltage range		1.8		VDD	
Output data rate			10/40		Hz
Output data coding	2's complement	800000		7FFFFF	HEX
Output settling time (3)			400/100		Ms
Loadcell switch on resistance	VDD=3.3V, I_max < 25mA		3	5	Ω
Input offset			0.01		mV
Input referred noise			50		nV(rms)
Temperature drift	Input offset	±15		nV/℃	
1	Gain		±7		ppm/℃
Input common mode rejection	At DC, ΔVIN=10mV, VDD=5V		100		dB
Power supply rejection	At DC, ΔVDD=0.1V, VDD=5V		100		dB
Power supply voltage range	VDD	2.6		5.5	V
Analog supply current	Normal	1100		μΑ	
	Power down		0.3		
Digital supply current	Normal	100		μΑ	
Digital supply current	Power down		0.2		

^{(1) (2)} ENBs = $\ln(FSR/RMS\ Noise)/\ln(2)$, NFBs = $\ln(FSR/Peak\text{-}to\text{-}Peak\ Noise})/\ln(2)$. FSR is full-scale input or output. RMS Noise corresponds to input or output RMS noise. Peak-to-Peak Noise corresponds to input or output peak-to-peak noise.

Table 2 Key Electrical Characteristics

⁽³⁾ Settling time refers to the time from power up, reset, input channel change and gain change to valid stable output data.



Analog Input

The differential input is designed to interface directly with a bridge sensor's differential output. It has a fixed gain of 128. The large gains are needed to accommodate the small output signal from the sensor. When a 5V reference is used at the VREF pin, the full-scale differential input voltage range is $\pm 20 \text{mV}$.

Power Supply Options

Power supply (VDD) voltage should be the same or very close to power supply voltage to MCU to ensure proper communications between the ADC and the MCU.

A/D conversion reference voltage (VREF) should be connected to load-cell's supply voltage. It can be connected directly to VOUT or through a resistor to reduce the power consumption by the load-cell.

Clock Source, Output Data Rate and Format

HX710C uses the on-chip oscillator as clock source. The nominal output data rate is 10 or 40SPS.

The output 24 bits of data is in 2's complement format. When input differential signal goes out of the 24-bit range, the output data will be saturated at 800000h (MIN) or 7FFFFFh (MAX), until the input signal comes back to the input range.

Serial Interface

Pin PD_SCK and DOUT are used for data retrieval, input selection, output data rate selection and power down controls.

When output data is not ready for retrieval, digital output pin DOUT is high. Serial clock input PD_SCK should be low. When DOUT goes to low, it indicates data is ready for retrieval. By applying 25 or 27 positive clock pulses at the PD_SCK pin, data is shifted out from the DOUT output pin. Each PD_SCK pulse shifts out one bit, starting with the MSB bit first, until all 24 bits are shifted out. The 25th pulse at PD_SCK input will pull DOUT pin back to high (Fig.2).

Input selection and output data rate selection is controlled by the number of the input PD_SCK pulses (Table 3). PD_SCK clock pulses should not be less than 25 or more than 27 within one conversion period, to avoid causing serial communication error.

PD_SCK Pulses	Input	Data Rate
25	Differential input	10 Hz
27	Differential input	40 Hz

Table 3 Input and Data Rate Selection






Fig.2 Data output, input and data rate selection timing and control

Symbol	Note	MIN	TYP	MAX	Unit
T_1	DOUT falling edge to PD_SCK rising edge	0.1			μs
T_2	PD_SCK rising edge to DOUT data ready			0.1	μs
T ₃	PD_SCK high time	0.2	1	50	μs
T_4	PD_SCK low time	0.2	1		μs

Reset and Power-Down

When chip is powered up, on-chip power on rest circuitry will reset the chip.

Pin PD_SCK input is used to power down the HX710C. When PD_SCK Input is low, chip is in normal working mode.




Fig.3 Power down control

When PD_SCK pin changes from low to high and stays at high for longer than 60µs, HX710C

enters power down mode (Fig.3). When PD_SCK returns to low, chip will return back to the setup conditions before power down and enter normal operation mode.


If PD_SCK pulse number is changed during the current conversion period, power down should be executed after current conversion period is completed. This is to ensure the change is saved before power down. When chip returns back to normal operation from power down, it will return to the set up conditions of the last change.


Application Example

Fig.1 is a typical weigh scale application using HX710C. It can be used for designs with LED or LCD display.



Reference PCB Board Design (Single layer)





Reference Driver (Assembly)

> · -----*/

PUBLIC ReadAD

HX710ROM segment code rseg HX710ROM



```
sbit
              ADDO = P1.5;
sbit
              ADSK = P0.0;
OUT:
        R4, R5, R6, R7
                          R7=>LSB
ReadAD:
                              //AD Enable (PD_SCK set low)
   CLR
           ADSK
    SETB
           ADDO
                              //Enable 51CPU I/O
    JΒ
           ADDO, $
                              //AD conversion completed?
    MOV
           R4, #24
ShiftOut:
    SETB
           ADSK
                              //PD_SCK set high (positive pulse)
    NOP
                              //PD\_SCK set low
    CLR
           ADSK
    MOV
           C, ADDO
                              //read on bit
    XCH
           A, R7
                              //move data
    RLC
    XCH
          A, R7
          A, R6
    XCH
    RLC
           A
           A, R6
    XCH
    XCH
           A, R5
    RLC
           A
    XCH
           A, R5
                               //moved 24BIT?
    DJNZ
           R4, ShiftOut
    SETB
          ADSK
    NOP
    CLR
           ADSK
    RET
    END
```


Reference Driver (C)

```
sbit
      ADDO = P1^5;
     ADSK = P0^0;
sbit
unsigned long ReadCount(void) {
 unsigned long Count;
 unsigned char i;
 ADD0=1;
  ADSK=0;
 Count=0;
  while (ADDO);
  for (i=0; i<24; i++) {
    ADSK=1;
    Count=Count<<1;</pre>
    ADSK=0;
    if(ADDO) Count++;
```



```
ADSK=1;
Count=Count^0x800000;
ADSK=0;
return(Count);
```

Package Dimensions



SOP-8 Package